The BondMachine Toolkit A comprehensive approach to computing with FPGA

Mirko Mariotti

Department of Physics and Geology - University of Perugia INFN Perugia

Advanced Workshop on Modern FPGA Based Technology for Scientific Computing ICTP - Trieste 13-24 May 2019

Advanced Workshop on Modern FPGA-Based Technology for Scientific Computing







Introduction

The BondMachine: a comprehensive approach to computing with FPGA.

In this presentation i will talk about:

- Technological background of the project
- The BondMachine Project: the Architecture
- The BondMachine Project: the Tools
- Use cases



Hands-on sessions

Some topic will have an hands-on session.

For the hands-on sessions, some minimal Linux shell is required:

- cd: to move among directories
- less: used to show text file content
- anything you want: to edit a text file

Set the environment up with the command:

source bm.sh



Technological Background

What is it?

A field-programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable. It's used to build reconfigurable digital circuits.

FPGAs contain an array of programmable logic blocks, and a

- hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".
- Logic blocks can be configured to perform complex combinational func-






The FPGA configuration is generally specified using a hardware description language (HDL).



FPGA What is it?

- A field-programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable. It's used to build reconfigurable digital circuits.
 - FPGAs contain an array of programmable logic blocks, and a
- hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".
- Logic blocks can be configured to perform complex combinational func-






The FPGA configuration is generally specified using a hardware description language (HDL).



FPGA What is it?

- A field-programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable. It's used to build reconfigurable digital circuits.
 - FPGAs contain an array of programmable logic blocks, and a
- hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".
- Logic blocks can be configured to perform complex combinational func-






The FPGA configuration is generally specified using a hardware description language (HDL).




tions.

FPGA What is it?

- A field-programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable. It's used to build reconfigurable digital circuits.
 - FPGAs contain an array of programmable logic blocks, and a
- hierarchy of reconfigurable interconnects that allow the blocks to be "wired together".
 - Logic blocks can be configured to perform complex combinational functions.





The FPGA configuration is generally specified using a hardware description language (HDL).



Use in computing

The use of FPGA in computing is growing due several reasons:

- can potentially deliver great performance via massive parallelism
- can address payloads which are not performing well on uniprocessors (Neural Networks, Deep Learning)
- can handle efficiently non-standard data types



Use in computing

The use of FPGA in computing is growing due several reasons:

- can potentially deliver great performance via massive parallelism
- can address payloads which are not performing well on uniprocessors (Neural Networks, Deep Learning)
- can handle efficiently non-standard data types



Use in computing

The use of FPGA in computing is growing due several reasons:

- can potentially deliver great performance via massive parallelism
- can address payloads which are not performing well on uniprocessors (Neural Networks, Deep Learning)
- can handle efficiently non-standard data types



Challenges in computing

On the other hand the adoption on FPGA poses several challenges:

- Porting of legacy code is usually hard.
- Interoperability with standard applications is problematic.



Challenges in computing

On the other hand the adoption on FPGA poses several challenges:

- Porting of legacy code is usually hard.
- Interoperability with standard applications is problematic.



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed
- Heterogeneous, different types of processing units
 - Cell GPU Parallela TPU
 - The power is given by the specialization
 - The units data transfer has to be addressed
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell. GPU. Parallela. TPU
 - The power is given by the specialization
 - The units data transfer has to be addressed
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell GPU Parallela TPU
 - The power is given by the specialization
 - The units data transfer has to be addressed
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell GDII Darallela TDII
 - The power is given by the specialization
 - The units data transfer has to be addressed
 - The scheduling has to be addressed



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization
 - The units data transfer has to be addressed
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization
 - The units data transfer has to be addressed
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization.
 - The units data transfer has to be addressed
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization.
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization.
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed.



Multi-core and Heterogeneous

- Multi-core,Two or more independent actual processing units execute multiple instructions at the same time.
 - The power is given by the number of cores.
 - Parallelism has to be addressed.
- Heterogeneous, different types of processing units.
 - Cell, GPU, Parallela, TPU.
 - The power is given by the specialization.
 - The units data transfer has to be addressed.
 - The scheduling has to be addressed.



The first idea

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.





The first idea

High level sources: Go, TensorFlow, NN

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.

BM architecture Layer

FPGA

Concurrency and Specialization



The first idea

High level sources: Go, TensorFlow, NN

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.



Concurrency and Specialization



The first idea

High level sources: Go, TensorFlow, NN

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.






The first idea

High level sources: Go, TensorFlow, NN, ...

Building a new kind of computer architecture (multi-core and heterogeneous both in cores types and interconnections) which dynamically adapt to the specific computational problem rather than be static.









FPGA workshop - ICTP - Trieste 13-24 May

Introduction

A Computing system is a matter of abstraction and interfaces. A lower layer exposes its functionalities (via interfaces) to the above layer hiding (abstraction) its inner details.

The quality of a computing system is determined by how abstractions are simple and how interfaces are clean.



An example

Programming language

User mode

Kernel mode

Processor

Transistors



An example

Programming language

User mode

Kernel mode

Processor

Register Machine

Transistors



An example

Programming language


User mode

Kernel mode

Processor Opcodes Register Machine **Transistors**



An example






An example

Programming language

User mode





An example


Programming language

User mode Standard Library Kernel mode System calls Kernel Processor Opcodes Register Machine **Transistors**




An example


Programming language






























An example

Mirko Mariotti






FPGA workshop - ICTP - Trieste 13-24 May





An example

Mirko Mariotti





FPGA workshop - ICTP - Trieste 13-24 May

The second idea

Build a computing system with a decreased number of layers resulting in a minor gap between HW and SW but keeping an user friendly way of programming it.



BondMachine



- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).



- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).



- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).




- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).



- Are composed by many, possibly hundreds, computing cores.
- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).



The BondMachine





The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

- Some general purpose registers of size Rsize
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- Three possible operating modes.

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- Three possible operating modes.

General purpose registers

2^R registers: r0,r1,r2,r3 ... r2^R

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size **Rsize**.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- Three possible operating modes.

I/O specialized registers

N input registers: i0,i1 ... iN M output registers: o0,o1 ... oM

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- Three possible operating modes.

Full set of possible opcodes

add,addf,addi,chc,chw,clr,cpy,dec,divf,dpc,hit,hlt,i2r,inc,j,je,jz,m2r,mult,multf,nop,r2m,r2o,r2s,rset,sic,s2r,saj,sub,wrd,wwr

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- Three possible operating modes.

RAM and ROM

- 2^L RAM memory cells.
- 2^o ROM memory cells.

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

- Some general purpose registers of size Rsize.
- Some I/O dedicated registers of size Rsize.
- A set of implemented opcodes chosen among many available.
- Dedicated ROM and RAM.
- Three possible operating modes.

Operating modes

- Full Harvard mode.
- Full Von Neuman mode
- Hybrid mode.

Full set of possible opcodes

Opcode	Args	Description
add	reg_dst,reg_add	Add the values in reg_dst and reg_add writing the result in reg_dst
addf	reg_dst,reg_add	Add the values in reg_dst and reg_add writing the result in reg_dst (float32)
addi	reg_dst	Add the values of all the processor inputs in reg_dst
chc	reg_state, reg_op	Check for any channel operation, report the state and eventually which happened
chw	reg_op	Wait for any channel operation and report witch happened on reg_op
cir	reg	Set the register reg to 0
сру	reg_dst, reg_src	Copy the value of a register to another
dec	reg	Decrement a register by 1
di√f	reg_dst,reg_div	Divide the values in reg_dst by reg_div writing the result in reg_dst (float32)
dpc	reg_dest	Decode the program counter into a register
hit	reg_state, barrier_name	Hit a barrier, report the state
hlt	none	Halt the processor
i2r	reg_dst, input_name	Copy the value from an input to a register
inc	reg	Increment a register by 1
	rom_address	Jump to a given instruction
je	reg1, reg2, rom_address	Jump if the register are equals
z	reg1, rom_address	Jump if a register is zero
m2r	reg_dest, ram_address	Copy data from the RAM to a register
mult	reg_dst,reg_mult	Multiply the values in reg_mult and reg_dest writing the result in reg_dst
multf	reg_dst,reg_mult	Multiply the values in reg_mult and reg_dest writing the result in reg_dst (float32)
nop	none	No operation
r2m	reg_source, ram_address	Copy data from a register to the RAM
r 2 o	reg_src, output_name	Copy the value from a register to an output
r 2 s	reg_source, ram_name, ram_address	Copy data from a register to a shared RAM
rset	reg_dst, numeric_value	Set a value for a register
sic	reg_dst, input_name	Stop until Input Changes accumulating on a register
s2r	reg_dest, ram_name, ram_address	Copy data from a shared RAM to a register
saj	rom or ram_address	Switch operating mode and jump
sub	reg_dst,reg_sub	Subtract the values in reg_sub from reg_dest writing the result in reg_dst
wrd	reg_dst, channel_name	Want read from a channel to a register (set flag)
wwr	reg_src, channel_name	Want write to a channel from a register (set flag)

The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.



The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.



The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.



The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.



The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.



The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

- Data storage (Memories).
- Message passing.
- CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.



Channel

The Channel SO is an hardware implementation of the CSP (communicating sequential processes) channel.

It is a model for inter-core communication and synchronization via message passing.

CPs use channels via 4 opcode

- wrd: Want Read.
- wwr: Want Write.
- chc: Channel Check.
 - chw: Channel Wait.



Channel

The Channel SO is an hardware implementation of the CSP (communicating sequential processes) channel.

It is a model for inter-core communication and synchronization via message passing.

CPs use channels via 4 opcode

- wrd: Want Read.
- wwr: Want Write.
- chc: Channel Check.
- chw: Channel Wait.



Channel

The Channel SO is an hardware implementation of the CSP (communicating sequential processes) channel.

It is a model for inter-core communication and synchronization via message passing.

CPs use channels via 4 opcodes

- wrd: Want Read.
- wwr: Want Write.
- chc: Channel Check.
- chw: Channel Wait.



Shared Memory

The Shared Memory SO is a RAM block accessible from more than one CP.

Different Shared Memories can be used by different CP and not necessarily by all of them.

CPs use shared memories via 2 opcodes

- s2r: Shared memory read
- r2s: Shared memory write



Shared Memory

The Shared Memory SO is a RAM block accessible from more than one CP.

Different Shared Memories can be used by different CP and not necessarily by all of them.

CPs use shared memories via 2 opcodes

- s2r: Shared memory read
- r2s: Shared memory write



Shared Memory

The Shared Memory SO is a RAM block accessible from more than one CP.

Different Shared Memories can be used by different CP and not necessarily by all of them.

CPs use shared memories via 2 opcodes

- s2r: Shared memory read.
- r2s: Shared memory write.



Barrier

The Barrier SO is used to make CPs act synchronously.

When a CP hits a barrier, the execution stop until all the CPs that share the same barrier hit it.

CPs use barriers via 1 opcode

■ hit: Hit the barrier

Barrier

The Barrier SO is used to make CPs act synchronously.

When a CP hits a barrier, the execution stop until all the CPs that share the same barrier hit it.

CPs use barriers via 1 opcode

■ hit: Hit the barrier

Barrier

The Barrier SO is used to make CPs act synchronously.

When a CP hits a barrier, the execution stop until all the CPs that share the same barrier hit it.

CPs use barriers via 1 opcode

■ hit: Hit the barrier.

Multicore and Heterogeneous

First idea on the BondMachine

The idea was:

Having a multi-core architecture completely heterogeneous both in cores types and interconnections.

The BondMachine may have many cores, eventually all different, arbitrarily interconnected and sharing non computing elements.

Architectures Handling



The BM computer architecture is managed by a set of tools to:

- build a specify architecture
- modify a pre-existing architecture
- simulate or emulate the behavior
- Generate the Register Tranfer Code (RTL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the

BondMachine Builder

Connects CPs and SOs together in custom topologies loads and saves on disk as JSON, create BM's PTL code

Simulation Framework

Simulates the behaviour, emulates a BM on a standard linux workstation



The BM computer architecture is managed by a set of tools to:

- build a specify architecture
- modify a pre-existing architecture
- simulate or emulate the behavior
- Generate the Register Tranfer Code (RTL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the RTL code of a CP BondMachine Builder

Connects CPs and SOs together in custom topologies loads and saves or disk as JSON, create RM's PTL code

Simulation Framework

Simulates the behaviour, emulates a BM on a standard linux workstation



The BM computer architecture is managed by a set of tools to:

- build a specify architecture
- modify a pre-existing architecture
- simulate or emulate the behavior
- Generate the Register Tranfer Code (RTL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the RTL code of a CP BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's RTL code Simulation Framework

Simulates the behaviour, emulates a BM on a standard



The BM computer architecture is managed by a set of tools to:

- build a specify architecture
- modify a pre-existing architecture
- simulate or emulate the behavior
- Generate the Register Tranfer Code (RTL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the RTL code of a CP BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's RTL code Simulation Framework

Simulates the behaviour, emulates a BM on a standard Linux workstation



Procbuilder is the CP manipulation tool.

CP Creation

CP Load/Save

CP Assembler/Disassembler

CP RTL

Examples

(32 bit registers counter machine)

procbuilder -register-size 32 -opcodes clr,cpy,dec,inc,je,jz

(Input and Output registers)

procbuilder -inputs 3 -outputs 2 ...

Procbuilder is the CP manipulation tool.

CP Creation

CP Load/Save

CP Assembler/Disassembler

CP RTL

Examples

(Loading a CP)

procbuilder -load-machine conproc.json ...

(Saving a CP)

procbuilder -save-machine conproc.json ...

Procbuilder is the CP manipulation tool.

CP Creation
CP Load/Save
CP Assembler/Disassembler
CP RTI

Examples

(Assembiling)

procbuilder -input-assembly program.asm ...

(Disassembling)

procbuilder -show-program-disassembled ...

Procbuilder is the CP manipulation tool.

```
CP Creatior
```

CP Load/Save

CP Assembler/Disassembler

CP RTL

Examples

(Create the CP RTL code in Verilog)

procbuilder -create-verilog ...

(Create testbench)

procbuilder -create-verilog-testbench test.v ...

Procbuilder hands-on

Hands-on N.1

- To create a simple processor
- To assemble and disassemble code for it
- To produce its RTL code



Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove

BM SO insert and remove

BM Inputs and Outputs

BM Bonding Processors and/or IO

BM Visualizing or RTL

Examples

(Add a processor)

bondmachine -add-domains proc.json ... ; ... -add-processor 0

(Remove a processor)

bondmachine -bondmachine-file bmach.json -del-processor n

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove

BM SO insert and remove

BM Inputs and Outputs

BM Bonding Processors and/or IO

BM Visualizing or RTL

Examples

(Add a Shared Object)

bondmachine -add-shared-objects specs ...

(Connect an SO to a processor)

bondmachine -connect-processor-shared-object ...

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove

BM SO insert and remove

BM Inputs and Outputs

BM Bonding Processors and/or IC

BM Visualizing or RTL

Examples

(Adding inputs or outputs)

bondmachine -add-inputs ... ; bondmachine -add-outputs ...

(Removing inputs or outputs)

bondmachine -del-input ... ; bondmachine -del-output ...

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove

BM SO insert and remove

BM Inputs and Outputs

BM Bonding Processors and/or IO

BM Visualizing or RTL

Examples

(Bonding processor)

bondmachine -add-bond p0i2,p1o4 ...

(Bonding IO)

bondmachine -add-bond i2,p0i6 ...

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove BM SO insert and remove

BM Inputs and Outputs

BM Bonding Processors and/or IO

BM Visualizing or RTL

(Visualizing) bondmachine -emit-dot ... (Create RTL code)

bondmachine -create-verilog ...

Hands-on N.2

- To create a single-core BondMachine
- To attach an external output
- To produce its RTL code



Toolchains

A set of toolchains allow the build and the direct deploy to a target device of BondMachines.

Bondgo Toolchain example

A file local.mk contains references to the source code as well all the build necessities.

make bondmachine creates the JSON representation of the BM and assemble its code.

make show displays a graphical representation of the BM. make simulate start a simulation.

make videosim create a simulation video.

make flash the device into the destination target.

Hands-on N.3

- To explore the toolchain
- To flash the board with the code from the previous example



Hands-on N.4

- To build a BondMachine with a processor and a shared object
- To flash the board




Hands-on N.5

- To build a dual-core BondMachine
- To connect cores
- To flash the board



BondMachine web front-end

Operations on BondMachines can also be performed via an under development web framework





An important feature of the tools is the possibility of simulating BondMachine behavior.

An event input file describes how BondMachines elements has to change during the simulation timespan and which one has to be reported.

The simulator can produce results in the form of:

- Activity log of the BM internal
- Graphical representation of the simulation.
- Report file with quantitative data. Useful to construct metrics



An important feature of the tools is the possibility of simulating BondMachine behavior.

An event input file describes how BondMachines elements has to change during the simulation timespan and which one has to be be reported.



Mirko Mariotti

An important feature of the tools is the possibility of simulating BondMachine behavior.

An event input file describes how BondMachines elements has to change during the simulation timespan and which one has to be be reported.

The simulator can produce results in the form of:

- Activity log of the BM internal.
- Graphical representation of the simulation.
- Report file with quantitative data. Useful to construct metrics



FPGA workshop - ICTP - Trieste 13-24 May

examples

Activity log example:

```
Hiscovery]> /home/mirko/Projects/comproc/tests/asm2sim % bondmachine -register-size 8 -bondmachine-file asmtest05.json -sim -sim-
 oading simbox rule; config;show_pc
Loading simbox rule: config:show_ticks
Loading simbox rule: config:show instruction
Loading simbox rule: config:show disasm
Loading simbox rule: configishow proc io pre
Loading simbox rule: config:show_proc_io_post
Loading simbox rule: config:show_proc_regs_pre
Loading simbox rule: config:show_proc_regs_post
Loading simbox rule: config:show_io_post
Loading simbox rule; config;show_io_pre
Loading simbox rule; absolute;1;set;i0;2
Absolute tick:0
        Pre-compute IO; iO; 00000000 oO; 00000000
                Instr: 00000
                Disasm: i2r r0 i0
                Pre-compute IO: 10: 00000000 00: 00000000
                Pre-compute Regs: r0: 00000000 r1: 00000000
                Post-compute IO: iO: 00000000 oO: 00000000
                Post-compute Ress: r0: 00000000 r1: 00000000
        Post-compute IO; iO; 00000000 oO; 00000000
Absolute tick:1
        Pre-compute ID; iO; 00000010 oO; 00000000
        Proc: 0
                Instr: 00000
                Disasm: i2r r0 i0
                Pre-compute ID: i0: 00000010 o0: 00000000
                Pre-compute Reqs: r0: 00000000 r1: 00000000
                Post-compute IO: 10: 00000010 o0: 00000000
                Post-compute Regs: r0: 00000010 r1: 00000000
        Post-compute IO: i0: 00000010 o0: 00000000
```

A graphical example:



Simulation hands-on

Hands-on N.6

Goals are:

■ To show the simulation capabilities of the framework



Emulation

The same engine that simulate BondMachines can be used as emulator.

Through the emulator BondMachines can be used on Linux workstations.



Architectures Molding



Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

- bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.
- A set of API to create BondMachine to fit a specific computational problems.
- An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.
- A set of tools to use BondMachine in Machine Learning

Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

- bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.
- A set of API to create BondMachine to fit a specific computational problems.
- An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.
- A set of tools to use BondMachine in Machine Learning

Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

- bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.
- A set of API to create BondMachine to fit a specific computational problems.
- An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.
- A set of tools to use BondMachine in Machine Learning

Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

- bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.
- A set of API to create BondMachine to fit a specific computational problems.
- An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.
- A set of tools to use BondMachine in Machine Learning

Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

- bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.
- A set of API to create BondMachine to fit a specific computational problems.
- An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.
- A set of tools to use BondMachine in Machine Learning

Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

- bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.
- A set of API to create BondMachine to fit a specific computational problems.
- An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.
- A set of tools to use BondMachine in Machine Learning.

Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical xpressions to BM

Evolutive RM

Evolutionary computing to BN

Boolbond

Map boolean systems to BM

Bondgo

he architecture compiler

Matrixwork

Basic matrix computation

ML tools



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM

Evolutive RM

Evolutionary computing to BN

Boolbond

Map boolean systems to BM

Bondgo

he architecture compiler Matrixwork

Basic matrix computation

ML tools



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM

Evolutive BM

Evolutionary computing to BN

Boolbond

Map boolean systems to BM

Bondgo

he architecture compiler

Matrixwork

Basic matrix computation

ML tools



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM

Evolutive RM

Evolutionary computing to BN

Boolbond

Map boolean systems to BM

Bondgo

he architecture compiler

Matrixwork

Basic matrix computation

ML tools



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM

Evolutive BM

Evolutionary computing to BM

Boolbond

Map boolean systems to BM

Bondgo

he architecture compiler

Matrixwork

Basic matrix computation

ML tools



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM

Evolutive BM

Evolutionary computing to BM **Boolbond**

Map boolean systems to BM

Bondgo

The architecture compiler

Matrixwork

Basic matrix computation



Mapping specific computational problems to BMs

Symbond

Map symbolic mathematical expressions to BM

Evolutive BM

Evolutionary computing to BM

Boolbond

Map boolean systems to BM

Bondgo

The architecture compiler

Matrixwork

Basic matrix computation

ML tools





The major innovation of the BondMachine Project is its compiler.

Bondgo is the name chosen for the compiler developed for the BondMachine.

The compiler source language is Go as the name suggest.



This is the standard flow when building computer programs




This is the standard flow when building computer programs

high level language source




This is the standard flow when building computer programs





This is the standard flow when building computer programs





Mirko Mariotti

bondgo loop example

```
package main
import ()
func main() {
   var reg_aa uint8
  var reg_ab uint8
  for reg_aa = 10; reg_aa > 0; reg_aa -- {
      reg_ab = reg_aa
      break
```

bondgo loop example in asm

```
clr aa
clr ab
rset ac 10
cpy aa ac
cpy ac aa
iz ac 11
cpy ac aa
cpy ab ac
dec aa
```



FPGA workshop - ICTP - Trieste 13-24 May


 $Bondgo \ does \ something \ different \ from \ standard \ compilers \ ...$




Bondgo does something different from standard compilers ...

high level GO source
























































Bondgo hands-on

Hands-on N.7

Goals are:

- To create a BondMachine from a Go source file
- To build the architecture
- To build the program
- To create the firmware and flash it to the board



... bondgo may not only create the binaries, but also the CP architecture, and ...



... it can do even much more interesting things when compiling concurrent programs.




... it can do even much more interesting things when compiling concurrent programs.

high level GO source




... it can do even much more interesting things when compiling concurrent programs.






... it can do even much more interesting things when compiling concurrent programs.





Mirko Mariotti


... it can do even much more interesting things when compiling concurrent programs.





FPGA workshop - ICTP - Trieste 13-24 May


... it can do even much more interesting things when compiling concurrent programs.





Mirko Mariotti

... it can do even much more interesting things when compiling concurrent programs.





FPGA workshop - ICTP - Trieste 13-24 May

A multi-core example

multi-core counter

```
package main
import (
   "bondgo"
func pong() {
   var inO bondgo.Input
   var out0 bondgo.Output
   in0 = bondgo.Make(bondgo.Input, 3)
   out0 = bondgo.Make(bondgo.Output, 5)
   for {
      bondgo.IOWrite(out0, bondgo.IORead(in0)+1)
func main() {
   var inO bondgo.Input
   var out0 bondgo.Output
   in0 = bondgo.Make(bondgo.Input, 5)
   out0 = bondgo.Make(bondgo.Output, 3)
device 0:
   go pong()
   for {
      bondgo.IOWrite(out0, bondgo.IORead(in0))
```

A multi-core example

Compiling the code with the bondgo compiler:

bondgo -input-file ds.go -mpm


The toolchain perform the following steps:

- Map the two goroutines to two hardware cores.
- Creates two types of core, each one optimized to execute the assigned goroutine.
- Creates the two binaries.
- Connected the two core as inferred from the source code, using special IO registers.

The result is a multicore BondMachine:



A multi-core example





Simulation hands-on

Hands-on N.8

Goals are:

- To use bondgo to create a chain of interconnected processors
- To flash the firmware to the board



Compiling Architectures

One of the most important result


The architecture creation is a part of the compilation process.



Mirko Mariotti

Bondgo implements a sort of "Go in hardware".


High level Go source code is directly mapped to interconnected processors without Operating Systems or runtimes





FPGA workshop - ICTP - Trieste 13-24 May

Bondgo implements a sort of "Go in hardware".






Mirko Mariotti

Bondgo implements a sort of "Go in hardware".


High level Go source code is directly mapped to interconnected processors without Operating Systems or runtimes





FPGA workshop - ICTP - Trieste 13-24 May

Bondgo implements a sort of "Go in hardware".






Mirko Mariotti

Bondgo implements a sort of "Go in hardware".


High level Go source code is directly mapped to interconnected processors without Operating Systems or runtimes






FPGA workshop - ICTP - Trieste 13-24 May

Bondgo implements a sort of "Go in hardware".






Bondgo implements a sort of "Go in hardware".






Bondgo implements a sort of "Go in hardware".





Bondgo implements a sort of "Go in hardware".






The BondMachine Toolkit


Bondgo Go in hardware

Bondgo implements a sort of "Go in hardware".





Bondgo implements a sort of "Go in hardware".





Go in hardware

Second idea on the BondMachine

The idea was:


Build a computing system with a decreased number of layers resulting in a lower HW/SW gap.

This would raise the overall performances yet keeping an user friendly way of programming.

Between HW and SW there is only the processor abstraction, no Operating System nor runtimes. Despite that programming is done at high level

Layers, Abstractions and Interfaces

and BondMachines





Bondgo An example

bondgo stream processing example

```
package main
import (
   "bondgo"
func streamprocessor(a *[]uint8, b *[]uint8,
   c *[]uint8, gid uint8) {
   (*c)[gid] = (*a)[gid] + (*b)[gid]
func main() {
   a := make([]uint8, 256)
   b := make([]uint8, 256)
   c := make([]uint8, 256)
   // ... some a and b values fill
   for i := 0: i < 256: i++ {
      go streamprocessor(&a, &b, &c, uint8(i))
```

The compilation of this example results in the creation of a 257 CPs where 256 are the stream processors executing the code in the function called streamprocessor, and one is the coordinating CP. Each stream processor is optimized and capable only to make additions since it is the only operation requested by the source code. The three slices created on the main function are passed by reference to the Goroutines then a shared RAM is created by the Bondgo compiler available to the generated CPs.




Abstract Assembly

The Assembly language for the BM has been kept as independent as possible from the particular CP.

Given a specific piece of assembly code Bondgo has the ability to compute the "minimum CP" that can execute that code.





These are Building Blocks for complex BondMachines.



With these Building Blocks

- Symbond, to handle mathematical expression.
- Boolbond, to map boolean expression.
- Matrixwork, to perform matrices operations.
- Neuralbond, to use neural networks.



With these Building Blocks

- Symbond, to handle mathematical expression.
- Boolbond, to map boolean expression.
- Matrixwork, to perform matrices operations.
- Neuralbond, to use neural networks.



With these Building Blocks

- Symbond, to handle mathematical expression.
- Boolbond, to map boolean expression.
- Matrixwork, to perform matrices operations.
- Neuralbond, to use neural networks.



With these Building Blocks

- Symbond, to handle mathematical expression.
- Boolbond, to map boolean expression.
- Matrixwork, to perform matrices operations.
- Neuralbond, to use neural networks.



With these Building Blocks

- Symbond, to handle mathematical expression.
- Boolbond, to map boolean expression.
- Matrixwork, to perform matrices operations.
- Neuralbond, to use neural networks.



Symbond

A mathematical expression, or a system can be converted to a BondMachine:

sum(var(x),const(2))

Boolbonc

symbond -expression "sum(var(x),const(2))" -save-bondmachine bondmachine.json

Resulting in:



Symbond

A mathematical expression, or a system can be converted to a BondMachine:

sum(var(x),const(2))

Boolbond

symbond -expression "sum(var(x),const(2))" -save-bondmachine bondmachine.json

Resulting in:



Symbond

A mathematical expression, or a system can be converted to a BondMachine:

sum(var(x),const(2))


Boolbond

symbond -expression "sum(var(x),const(2))" -save-bondmachine bondmachine.json

Resulting in:



Symbono





Boolbond

A system of boolean equations, input and output variables are expressed as in the example file:

```
var(z)=ortvar(x),not(var(y)))
var(t)=or(and(var(x),var(y)),var(z))
var(t)=and(xor(var(x),var(y)),var(t)
:var(x)
o:var(z)
o:var(t)
```

Boolbonc

boolbond -system-file expression.txt -save-bondmachine bondmachine.ison

Resulting in:



Boolbond

A system of boolean equations, input and output variables are expressed as in the example file:

```
var(z)=or(var(x),not(var(y)))
var(t)=or(and(var(x),var(y)),var(z))
var(l)=and(xor(var(x),var(y)),var(t))
i:var(x)
i:var(y)
o:var(z)
o:var(t)
o:var(l)
```

Boolbonc

boolbond -system-file expression.txt -save-bondmachine bondmachine.ison

Resulting in:



Boolbond

A system of boolean equations, input and output variables are expressed as in the example file:

```
var(z)=or(var(x),not(var(y)))
var(t)=or(and(var(x),var(y)),var(z))
var(l)=and(xor(var(x),var(y)),var(t))
i:var(x)
i:var(y)
o:var(z)
o:var(t)
o:var(l)
```


Boolbond

boolbond -system-file expression.txt -save-bondmachine bondmachine.json

Resulting in:



Boolbond





Boolbond hands-on

Hands-on N.9

Goals are:


■ To create complex multi-cores from boolean expressions



Matrixwork

Matrix multiplication

if mymachine, ok := matrixwork.Build_M(n, t); ok == nil ...





Mirko Mariotti



Find an architecture that solve a problem



Find an architecture that solve a problem

Simulation Framework



Find an architecture that solve a problem

Simulation Framework Metrics to check how well a BM solve a problem



Find an architecture that solve a problem

Simulation Framework Building Blocks of the BM

Metrics to check how well a BM solve a problem Population of BondMachines

Genetically Evolved Architectures



Find an architecture that solve a problem

Simulation Framework

Metrics to check how well a BM solve a

problem


Building Blocks of the BM

Population of BondMachines

Genetically Evolved Architectures



Find an architecture that solve a problem





Machine Learning



Machine Learning with BondMachine

Architectures with multiple interconnected processors like the ones produced by the BondMachine Toolkit are a perfect fit for Neural Networks and Computational Graphs.

Several ways to map this structures to BondMachine has been developed:

- A native Neural Network library
- A Tensorflow to BondMachine translator
- An NNEF based BondMachine composer



Machine Learning with BondMachine

Architectures with multiple interconnected processors like the ones produced by the BondMachine Toolkit are a perfect fit for Neural Networks and Computational Graphs.

Several ways to map this structures to BondMachine has been developed:

- A native Neural Network library
- A Tensorflow to BondMachine translator
- An NNEF based BondMachine composer



Machine Learning with BondMachine

Native Neural Network library

The tool *neuralbond* allow the creation of BM-based neural chips from an API go interface.

- Neurons are converted to BondMachine connecting processors.
- Tensors are mapped to CP connections.



TensorFlow™ to Bondmachine

TensorFlow™ is an open source software library for numerical computation using data flow graphs.

Graphs can be converted to BondMachines with the tf2bm tool.





Machine Learning with BondMachine NNEF Composer

Neural Network Exchange Format (NNEF) is a standard from Khronos Group to enable the easy transfer of trained networks among frameworks, inference engines and devices

The NNEF BM tool approach is to descent NNEF models and build BondMachine multi-core accordingly

This approch has several advandages over the previous:

- It is not limited to a single framework
- NNEF is a textual file, so no complex operations are needed to read models



Hardware



77/116

Hardware implementation

FPGA

The RTL code for the BondMachine is written in Verilog and System Verilog, and has been tested on these devices/system:

- Digilent Basys3 Xilinx Artix-7 Vivado.
- Kintex7 Evaluation Board Vivado.
- Digilent Zedboard Xilinx Zyng 7020 Vivado.
- Linux Iverilog.
- Terasic De10nano Intel Cyclone V Quartus

Within the project other firmwares have been written or tested:

- Microchip ENC28J60 Ethernet interface controller.
- Microchip ENC424J600 10/100 Base-T Ethernet interface controller.
- ESP8266 Wi-Fi chip.



The Prototype

The project has been selected for the participation at MakerFaire 2016 Rome (The Europen Edition) and a prototype has been assembled and presented.



First run:

https://youtube.com/embed/hukTrGxTb7A



Clustering



So far we saw:

- An user friendly approach to create processors (single core).
- Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines



So far we saw:

- An user friendly approach to create processors (single core).
- Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines



So far we saw:

- An user friendly approach to create processors (single core).
- Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines



So far we saw:

- An user friendly approach to create processors (single core).
- Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines



The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called *etherbond* and one using UDP called *udpbond* have been created for the purpose.

FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.



The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called *etherbond* and one using UDP called *udpbond* have been created for the purpose.

FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.




The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called *etherbond* and one using UDP called *udpbond* have been created for the purpose.

FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.








A distributed example

distributed counter

```
package main
import (
   "bondgo"
func pong() {
   var inO bondgo.Input
   var out0 bondgo.Output
   in0 = bondgo.Make(bondgo.Input, 3)
   out0 = bondgo.Make(bondgo.Output, 5)
      bondgo.IOWrite(out0, bondgo.IORead(in0)+1)
func main() {
   var inO bondgo.Input
   var out0 bondgo.Output
   in0 = bondgo.Make(bondgo.Input, 5)
   out0 = bondgo.Make(bondgo.Output, 3)
device 1:
   go pong()
   for {
      bondgo.IOWrite(out0, bondgo.IORead(in0))
```

A distributed example





A distributed example

The result is:

https://youtube.com/embed/g9xYHK0zca4

A general result

Parts of the system can be redeployed among different devices without changing the system behavior (only the performances).



Results

Results

 User can deploy an entire HW/SW cluster starting from code written in a high level description (Go, NNEF, etc)

Workstation with emulated BondMachines, workstation with etherbond drivers, standalone BondMachines (FPGA) may join these clusters.



BondMachine Clustering

Results

Results

 User can deploy an entire HW/SW cluster starting from code written in a high level description (Go, NNEF, etc)

Workstation with emulated BondMachines, workstation with etherbond drivers, standalone BondMachines (FPGA) may join these clusters.



Use cases

Use cases

Two use cases in Physics experiments are currently being developed:

- Real time pulse shape analysis in neutron detectors
 - bringing the intelligence to the edge
- Test beam for space experiments (DAMPE, HERD)
 - increasing testbed operations efficiency

Real time pulse shape analysis in neutron detectors

The operation of the new generation of high-intensity neutron sources like SNS, JSNS and European Spallation Source (ESS, Lund, Sweden), now under construction, are introducing a new demand for neutron detection capabilities.

These demands yield to the need for new data collection procedures and new technology based on solid state Si devices.

We are trying to use BondMachines to make the real time shape analysis in this kind of detecting devices.

Courtesy of Prof. F.Sacchetti



Test beam for space experiments (DAMPE, HERD)

Trigger logic for test beams

In test beams, the DAQ system relies on the trigger system for data tacking (sensor signal digitization) during

- Calibration (random trigger or "off-spill" trigger)
- On spill data taking

Minimum elements used for trigger system:


- · Clock, pulser
- Logic gates (AND, OR,...)
- Delays

Trigger system implemented using NIM crates and DAQ machines



Test beam for space experiments (DAMPE, HERD)

Trigger logic for test beams





Mirko Mariotti

Test beam for space experiments (DAMPE, HERD)

Trigger logic for test beams

We are trying to explore the possibility of using BondMachine to handle efficiently this kind of operations.



The BondMachine could be used in several types of real world applications, some of them being:

- IoT and CyberPhysical systems.
- Computer Science educational applications.

Computing Accelerator



The BondMachine could be used in several types of real world applications, some of them being:

- IoT and CyberPhysical systems.
- Computer Science educational applications.

Computing Accelerator



The BondMachine could be used in several types of real world applications, some of them being:

- IoT and CyberPhysical systems.
- Computer Science educational applications.

Computing Accelerator



The BondMachine could be used in several types of real world applications, some of them being:

- IoT and CyberPhysical systems.
- Computer Science educational applications.

Computing Accelerator



Real world applications

Accelerators

A BM may be used as an hardware accelerator so that one can mix all together CPU and BM threads, that is one can off-load a task or a function using the BM (i.e. the FPGA)

The resulting accelerator would the advantage of being better suited to the specific problem than generic accelerators (GPU)



The BondMachine can be used (emulated or on FPGA) as a single stand-alone computing device.



The BondMachine can be used (emulated or on FPGA) as a single stand-alone computing device.

It can be used spawned on multiple devices (emulated, on FPGA or both)

t can be used as computing accelerator

BondMachine can be created and used from within standard

(Linux) applications.



Mirko Mariotti

Mirko Mariotti

The BondMachine can be used (emulated or on FPGA) as a single stand-alone computing device.

It can be used spawned on multiple devices (emulated, on FPGA or both)

It can be used as computing accelerator

BondMachine can be created and used from within standard (Linux) applications.



FPGA workshop - ICTP - Trieste 13-24 May


Types


We are currently working to enable the use the BM as accelerator in two directions:


- Using standard processor/FPGA hybrid chips
 - Zynq, Cyclone V


- Using PCI-express FPGA evaluation boards
 - Kintek 7 Evaluation board




































Hardware

Hybrid chips

Digilent Zedboard



Zynq-7000 SoC XC7Z020 512 MB DDR3 Up to 667 MHz

Xilinx ZC702



Zynq-7000 SoC XC7Z020 1GB DDR3 85k cells - 220 DSP slices

Terasic DE10Nano



Intel Cyclone V 1GB DDR3 SDRAM 110K LEs

PCI-Express board

Xilinx KC705



Kintex-7 FPGAs 1GB DDR3 SODIM 326k cells - 840 DSP slices



Cloud

FPGA accelerators can be used in the cloud:

- Several public cloud providers offers solution of VM connected to FPGAs (Amazon, Nimbix)
- FPGAs can be inserted in private clouds infrastructures

To be used a firmware has to be uploaded to the accelerated VM FPGA

The BondMachine toolkit can be used to build such firmware



FPGA accelerators can be used in the cloud:

- Several public cloud providers offers solution of VM connected to FPGAs (Amazon, Nimbix)
- FPGAs can be inserted in private clouds infrastructures

To be used a firmware has to be uploaded to the accelerated VM FPGA

The BondMachine toolkit can be used to build such firmware




FPGA accelerators can be used in the cloud:

- Several public cloud providers offers solution of VM connected to FPGAs (Amazon, Nimbix)
- FPGAs can be inserted in private clouds infrastructures


To be used a firmware has to be uploaded to the accelerated VM FPGA

The BondMachine toolkit can be used to build such firmware
































Accelerated ML in the Cloud





Started in May 2015 as a Verilog "garage" experiment, with the idea of creating a processor on an FPGA, so completely bottom-up.

A prototype in every aspects.



- May 2016 Idea presented at INFN-computing and Networking Commission Workshop 2016.
- September 2016 The first prototype is built.
- October 2016 It is Selected and the prototype is presented at "Makerfaire 2016 Rome (The European edition)".
- November 2016 Presented at "Umbria Business Match 2016".
- March 2017 First tests for Physics applications.
- November 2017 Presented at "Umbria Business Match 2017".
- December 2107 Submitted at InnovateFPGA 2018



- May 2016 Idea presented at INFN-computing and Networking Commission Workshop 2016.
- September 2016 The first prototype is built.
- October 2016 It is Selected and the prototype is presented at "Makerfaire 2016 Rome (The European edition)".
- November 2016 Presented at "Umbria Business Match 2016".
- March 2017 First tests for Physics applications.
- November 2017 Presented at "Umbria Business Match 2017".
- December 2107 Submitted at InnovateFPGA 2018



Mirko Mariotti

- May 2016 Idea presented at INFN-computing and Networking Commission Workshop 2016.
- September 2016 The first prototype is built.
- October 2016 It is Selected and the prototype is presented at "Makerfaire 2016 Rome (The European edition)".
- November 2016 Presented at "Umbria Business Match 2016".
- March 2017 First tests for Physics applications.
- November 2017 Presented at "Umbria Business Match 2017".
- December 2107 Submitted at InnovateFPGA 2018



- Feb 2018 Reached the EMEA Semifinal.
- Jun 2018 Reached the EMEA Regional final.
- Jul 2018 EMEA Silver Award, Reached the Grand Final.
- Aug 2018 Presented at Intel Campus, Santa Jose (CA) .
- Aug 2018 Won the Iron Award in the Grand Final.



- Feb 2018 Reached the EMEA Semifinal.
- Jun 2018 Reached the EMEA Regional final.
- Jul 2018 EMEA Silver Award, Reached the Grand Final.
- Aug 2018 Presented at Intel Campus, Santa Jose (CA) .
- Aug 2018 Won the Iron Award in the Grand Final



- Feb 2018 Reached the EMEA Semifinal.
- Jun 2018 Reached the EMEA Regional final.
- Jul 2018 EMEA Silver Award, Reached the Grand Final.
- Aug 2018 Presented at Intel Campus, Santa Jose (CA) .
- Aug 2018 Won the Iron Award in the Grand Final









- Feb 2018 Reached the EMEA Semifinal.
- Jun 2018 Reached the EMEA Regional final
- Jul 2018 EMEA Silver Award, Reached the Grand Final.
- Aug 2018 Presented at Intel Campus, Santa Jose (CA).
- Aug 2018 Won the Iron Award in the Grand Final









- Feb 2018 Reached the EMEA Semifinal
- Jun 2018 Reached the EMEA Regional final
- Jul 2018 EMEA Silver Award, Reached the Grand Final
- Aug 2018 Presented at Intel Campus, Santa Jose (CA)
- Aug 2018 Won the Iron Award in the Grand Final.









Conclusions

Conclusions

The BondMachine is a new kind of computing device made possible in practice only by the emerging of new re-programmable hardware technologies such as FPGA.

The result of this process is the construction of a computer architecture that is not anymore a static constraint where computing occurs but its creation becomes a part of the computing process, gaining computing power and flexibility.

Over this abstraction is it possible to create a full computing Ecosystem, ranging from small interconnected IoT devices to Machine Learning accelerators.



- Improve the use of BondMachines as accelerators, integrating them into the ecosystem
- Start making benchmarks (the real missing piece)
- Find a way to sustain the project
- Move all the code to github
- Integrate low and trans-precision instructions (Architectures and Algorithms for Energy-Efficient IoT and HPC Applications, Perugia (Italy), September 3rd to 6th, 2019)



- Improve the use of BondMachines as accelerators, integrating them into the ecosystem
- Start making benchmarks (the real missing piece)
- Find a way to sustain the project
- Move all the code to github
- Integrate low and trans-precision instructions (Architectures and Algorithms for Energy-Efficient IoT and HPC Applications, Perugia (Italy), September 3rd to 6th, 2019)



- Improve the use of BondMachines as accelerators, integrating them into the ecosystem
- Start making benchmarks (the real missing piece)
- Find a way to sustain the project
- Move all the code to github
- Integrate low and trans-precision instructions (Architectures and Algorithms for Energy-Efficient IoT and HPC Applications, Perugia (Italy), September 3rd to 6th, 2019)



- Improve the use of BondMachines as accelerators, integrating them into the ecosystem
- Start making benchmarks (the real missing piece)
- Find a way to sustain the project
- Move all the code to github
- Integrate low and trans-precision instructions (Architectures and Algorithms for Energy-Efficient IoT and HPC Applications, Perugia (Italy), September 3rd to 6th, 2019)



- Improve the use of BondMachines as accelerators, integrating them into the ecosystem
- Start making benchmarks (the real missing piece)
- Find a way to sustain the project
- Move all the code to github
- Integrate low and trans-precision instructions (Architectures and Algorithms for Energy-Efficient IoT and HPC Applications, Perugia (Italy), September 3rd to 6th, 2019)



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures
- Improve the networking including new interconnection firmwares.



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures
- Improve the networking including new interconnection firmwares.



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares.



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares.



The project is at the stage of a working prototype, so work has to be done in several areas:

- Include new processor shared objects and currently unsupported opcodes.
- Extend the compiler to include more data structures.
- Improve the networking including new interconnection firmwares.





If you have question/curiosity on the project:

Mirko Mariotti mirko.mariotti@unipg.it

http://bondmachine.fisica.unipg.it