



310/1780-8

ICTP-INFN Advanced Tranining Course on FPGA and VHDL for Hardware Simulation and Synthesis 27 November - 22 December 2006

VHDL & FPGA – Session 1

Nizar ABDALLH ACTEL Corp. 2061 Stierlin Court Mountain View, CA 94043-4655 U.S.A.

These lecture notes are intended only for distribution to participants



## Lectures: VHDL & FPGA Architectures



Nizar Abdallah, Ph.D. nizar@ieee.org

### Outline



- Introduction to FPGA & FPGA Design Flow
- Synthesis I Introduction
- Synthesis II Introduction to VHDL
- Synthesis III Advanced VHDL
- Design verification & timing concepts
- Programmable logic & FPGA architecture
- Actel ProASIC3 FPGA architecture

2

#### **Motivation**



#### High integration

- Basic: Memory, logic, processors
- Even more: I/O, DSP, A/D, D/A, clock oscillator...

#### Accelerated product's time-to-market


• Flexibility needs

#### Design skills

- System level
- DSP algorithms
- SW/HW co-design
- HDL modeling
- Design methodology
- Project management

### **Digital Logic Technologies**






#### What's a FPGA?



- Stands for Field-Programmable Gate Array
- Is a high capacity programmable logic device
- An array of programmable basic logic cells surrounded by programmable interconnects
- Can be configured (programmed) by end-users (field-programmable) to implement specific applications
- Capacity up to multi-millions logic gates and speed up to 500MHz
- Popular applications: prototyping, on-site hardware reconfiguration, DSP, logic emulation, network components, etc...

### **Basic FPGA Block Diagram**



Generic FPGA Architecture


© 2006 Nizar Abdallah

6

Actel

#### **Rich FPGA Block Diagram**





Basic FPGA, plus


- RAM
- FIFO
- Multi-Standard IOs
- PLL
- Processor
- And more...

#### Rich FPGA Architecture

**VHDL & FPGA Architectures** 

© 2006 Nizar Abdallah

#### **DESIGNER'S DREAM**



Actel

### **Design Principles**

#### Hierarchy

- Divide & conquer
- Simplification of the problem

#### Regularity

- Divide into identical building blocks
- Simplifies the assemblage verification

#### Modularity

- Robust definition of all components (entity)
- Allows easy interfacing

#### Locality

- Ensuring that interaction among modules remains local
- Makes designs more predictable and re-useable


9

Acte

### **Design Methodology**



#### Top-Down design methodology in 4 steps




### **Step 1: Specifications**

#### I Put down the circuit concept

- Easy verification
- A reference manual for communication
  - Between people
  - Between people and computers
- How?
  - No Ordinary language
  - Accurate language
  - ♦ A language that can be simulated

#### Put down the requirements

- Timing budget
- Power budget
- Area budget
- Financial budget




Actel

### **Step 2: Partitioning**



#### Divide and conquer strategy


- Very difficult step: Relays on the know-how of the designer
- Main idea: To split into several small parts



### **Step 3: Implementation**



#### Simplified FPGA design implementation flow



### **Step 4: Assemblage**




- Start from the lowest level
- Final product validation is now possible
  - Compare to original specifications
  - Simulate
  - On-board verification


Actel

#### **Design Abstraction & Design Domains**



#### Allow dealing with design complexity






### **RTL Abstraction Level**




- Register Transfer Level
- Registers connected by combinatorial logic
- Very close to the hardware



### **Gate Abstraction Level**



#### A gate net-list describing instantiation of models



#### **Questions ?**





VHDL & FPGA Architectures

© 2006 Nizar Abdallah

### Outline



- Introduction to FPGA & FPGA Design Flow
- Synthesis I Introduction
- Synthesis II Introduction to VHDL
- Synthesis III Advanced VHDL
- Programmable logic & FPGA architectures
- Actel ProASIC<sup>PLUS</sup> FPGA architecture
- Design verification & timing concepts


#### What's Synthesis?



- The process of converting a design from one abstraction level into a lower abstraction level
- Logic synthesis is mapping an RTL description into a specific target technology
- Includes an optimization step for:
  - Faster speed
  - Smaller area
- Synthesis flow involves multiple steps
  - State minimization
  - State assignment
  - Logic optimization
  - Technology mapping
  - Timing optimization

### **Logic Synthesis**






© 2006 Nizar Abdallah

### **Optimization and Logic Synthesis**

#### Synthesis flow involves multiple internal iterative steps

Actel



### Synthesis Step-by-Step

(Precision Synthesis Reference Manual, Chapter 4)



#### 1. Analyze the Design

- Check HDL syntax (is it synthesizable?)
- Locate referenced cells and libraries
- Resolve parameters and defines
- Detect design top-level and hierarchy dependencies to determine mapping order


#### 2. Mapping

- Build hierarchy
- Infer sequential elements: Flip-flops and latches
- Infer operators: +, -, \*, / (to blackbox models)
- Infer RAMs
- Infer Boolean logic
- Infer finite state machines

### Synthesis Step-by-Step (cont'd)

#### 3. Pre-Optimization

- Component extraction counters, RAMs, etc., are separated from generic logic
- Unused logic pruning
- Boundary optimization
  - Disconnect unused module ports
  - Merge multiple ports connected
- Constant propagation




Acte

### Synthesis Step-by-Step (cont'd)

# Actel

#### Resource sharing



Before resource sharing

After resource sharing

### Synthesis Step-by-Step (cont'd)

#### 4. Synthesis

- Maps pre-optimized design into gates and/or FPGA look-up tables
- Implements operators
- Generates a complete, but non-optimal, netlist

#### 5. Optimization

- Reorganizes logic to meet timing or area constraints
- Calculates estimated interconnect delays using wire load model
- Resolves design rules such as
  - Maximum fanout
  - Maximum net capacitance
  - Maximum transition time on net

#### 6. Synthesis result is a netlist (circuit) that satisfies

- Design rules
- Area constraints
- Timing constraints based on estimated delays

Acte

### **Synthesis Vendors**

#### Synopsys:

- Design Compiler
- FPGA Compiler II
- Mentor Graphics:
  - Exemplar Logic Leonardo Spectrum
  - Precision

### Synplicity:

- Synplify
- Synplify Pro











### **RTL Simulation**



#### Simulates with a clock-cycle accuracy

- No timing guarantee
- Allows getting proper function of the design before jumping into details

#### We choose VHDL in this course

• One of the two popular languages used for hardware modeling

## VHDL-Vital '95 Simulation Vendors Actel



Scirocco

#### Mentor Graphics:

Model Technology ModelSim

#### **Cadence**:

NC-VHDL simulator


#### SYNOPSYS<sup>®</sup>

Model Technology



#### References





#### Clive Maxfield,


*The Design Warrior's Guide to FPGAs: Devices, Tools, and Flows,* Elsevier Science & Technology, 2004 ISBN 0750676043



 Smith, D. J., HDL Chip Design, Doone Publications, Madison AL, 2001 ISBN 0965193438


#### **References (cont'd)**





#### K.C. Chang,

Digital Systems Design With VHDL and Synthesis: An Integrated Approach, Wiley-IEEE Computer Society Press, First edition 1999 ISBN 0-7695-0023-4



RC Cofer, Benjamin F. Harding, Rapid System Prototyping with FPGAs: Accelerating the Design Process, Newnes; Bk&CD-Rom edition, Sep. 2005 ISBN 0750678666

### Lab Resources: Actel ProASIC3 Starter Kit

# Actel

#### Evaluation Board

- A2P250-PQ208
- On-board voltage regulation for 1.5V, 1.8V, 2.5V and 3.3V supplies
- On-board oscillator for system clock generation
- Eight LEDs, four switches, and an LCD display module

#### FlashPro3

- Portable, low-cost, USB 2.0, in-system programmer for Actel ProASIC3/E devices
- Draws power from the USB connection

#### Actal Libero IDE Gold

- - Synthesis from Synplicity
  - Simulation from Model Technology
  - Designer from Actel

#### Documentation

• User guides & Tutorial



#### **Questions ?**





VHDL & FPGA Architectures

© 2006 Nizar Abdallah