



The Abdus Salam  
International Centre for Theoretical Physics



**310/1780-9**

**ICTP-INFN Advanced Training Course on  
FPGA and VHDL for Hardware Simulation and Synthesis  
27 November - 22 December 2006**

---

*LIBERO IDE-7.2.2.*

***Nizar ABDALLH  
ACTEL Corp.  
2061 Stierlin Court  
Mountain View, CA 94043-4655  
U.S.A.***

---

***These lecture notes are intended only for distribution to participants***



# Lectures: Libero™ Integrated Design Environment



# Agenda




- Libero Overview
- 3<sup>rd</sup> Party Tools
- Designer Overview
- Programming
- Silicon Explorer



## ■ Complete Toolset for Actel FPGA Development

- **Project Manager**
- **ViewDraw Schematic Capture**
- **Synplify Synthesis**
- **Testbench Generation**
- **Mentor ModelSim Simulation**
- **PALACE Physical Synthesis (Libero Platinum)**
- **Actel Designer Design Implementation**
  - ◆ **Compile, Place & Route**
  - ◆ **Timing and Physical Constraints**
  - ◆ **Timing Analysis**
  - ◆ **Power Analysis**
  - ◆ **Back Annotation**
  - ◆ **Programming File Generation**
- **FlashPro Programming Software**
- **Silicon Explorer Debug Software**





## World Class Fully-Integrated PC Development System

■ **Targets All Devices up to 1M Gates**

■ **Tools:**

- **ViewDraw AE 7.70**
- **SynaptiCAD WaveFormer Lite 10.04a**
- **ModelSim AE 6.1b**
- **Synplify AE 8.5f (1M gates)**
- **Actel Designer 7.2 (1M gates)**
- **FlashPro 4.2**
- **ChainBuilder 1.1**
- **Silicon Explorer 5.1**

■ **PC Platform**

- **Licensed to Disk ID (Node-Locked license)**

■ **1 Year Free License!**

- **No Updates (Service Packs Available)**

### Tool Features

Integrated Design Management	✓
Schematic	✓
VHDL	✓
Verilog	✓
Macro Generation	✓
Testbench Generator	✓
VHDL Simulation	✓
Verilog Simulation	✓
Timing Simulation	✓
Static Timing Analysis	✓
Timing Driven Place and Route	✓
Push Button Place and Route	✓
Layout Editor	✓
Silicon Explorer	✓
Standard Industry Interfaces	✓
Third Party Design Libraries	✓

### Platform Support

Win2000 SP4	✓
WinXP Pro SP2	✓



# Libero Platinum



## World Class Fully Integrated PC Development System

### ■ Targets *All* Actel Devices

### ■ Tools

- ViewDraw AE 7.70
- WFL 10.04a with Reactive Testbench Generation
- ModelSim AE 6.1b
- Synplify Pro AE 8.5f (No Gate Limit)
- Magma Palace 3.3
- Actel Designer 7.2 (No Gate Limit)
- FlashPro 4.2
- ChainBuilder 1.1
- Silicon Explorer 5.1

### ■ PC Platform

- Node-Locked License Tied to Disk-id or Hardware Keys

### ■ Price:

- \$2495 First Year / \$1995 Renewal
- Free 45 day Evaluation License

### Tool Features

Integrated Design Management	✓
Schematic	✓
VHDL	✓
Verilog	✓
Macro Generation	✓
Testbench Generator	✓
VHDL Simulation	✓
Verilog Simulation	✓
Timing Simulation	✓
Static Timing Analysis	✓
Timing Driven Place and Route	✓
Push Button Place and Route	✓
Layout Editor	✓
Silicon Explorer	✓
Standard Industry Interfaces	✓
Third Party Design Libraries	✓

### Platform Support

Win2000 SP4	✓
WinXP Pro SP2	✓



### ■ Libero Solaris, Libero Linux

#### ● Tools

- ◆ Project Manager
- ◆ Synplify AE
- ◆ ModelSim AE VHDL & Verilog
- ◆ PALACE AE
- ◆ SmartGen
- ◆ Designer

#### ● Supports All Devices

#### ● Solaris, Linux OS

#### ● License Type: Floating

- ◆ Solaris: Host ID only
- ◆ Linux: requires USB key for Synplify

#### ● 1 Year License: \$4995

- ◆ Incremental seats: \$3500

#### ● Free 45 day Evaluation License





# Libero Edition Summary



	Libero Gold	Libero Platinum (Windows)	Libero Platinum (Solaris / Linux)	Libero Platinum Eval
Device Support	All devices up to 1M Gates	All Devices	All Devices	All Devices
ViewDraw	AE	AE	-	AE
WaveFormer Lite	AE	Reactive Testbench	-	Reactive Testbench
Synthesis	Synplify AE	Synplify Pro AE	Synplify Pro AE	Synplify Pro AE
Magma Palace	-	Yes	Yes	Yes
ModelSim	AE	AE	AE	AE
Designer	Yes	Yes	Yes	Yes
FlashPro	Yes	Yes	-	No
Explorer	Yes	Yes	-	No
License Type	Disk ID	Key or Disk ID	Floating	Disk ID (Windows) Floating (Solaris / Linux)
Price	Free	\$2,495	\$4,995	Free 45 day



# Libero Installation




# Libero Installation

## Select Edition



- Installation Wizard Makes Installation Easy!
- Select Appropriate Product from Libero Installation GUI
  - **Platinum or Evaluation**
  - **Gold**
- Request License when Installation Finishes



# Libero Installation

## Component Selection



### Select Design Components and Simulation Libraries to Install


#### ● VHDL and Verilog Simulation Libraries Contained on CD

◆ **RECOMMENDATION: Only Install *Needed* Actel Family Libraries to Save Disk Space**


◆ **Save Libero CD to Install Additional Actel Family Libraries for Future Designs**

Select components for installation

Select Actel simulation libraries



- Upon Installation Completion, User is Asked “Do you have a current license installed”?
  - If No (Default), Takes User Directly to Registration Web Site
    - ◆ Completing Registration or Clicking Off Browser Returns User to Final Install/Restart Page



# Installation Summary



- Confirm Setup after Installation
  - Start > Programs > Libero IDE v7.2 > About Your Installation
- Includes Information Needed to Get License

```
LiberoConfig.txt - Notepad
File Edit Format View Help
Release:
  v7.2
Version:
  7.2.0.31
Tools Installed:
  Waveform Lite 10.04
  Synplify for Actel AE/Synplify PRO AE 8.5F
  Modelsim Actel Edition 6.1B
  ViewDraw AE
  FlashPro v4.2
  Silicon Explorer v5.1
  ChainBuilder v1.1
  PALACE v3.3
HDL Installed:
  VHDL
  Verilog
Families Installed for VHDL and Verilog:
  Axcelerator
  APA
  PROASIC3
  PROASIC3E
  FUSION
Operating System:
  windows XP
Actel Flexlm Dongle ID:
  NOT FOUND
HostID:
  9985B982
Disk Volume Serial Number:
  a074afe9
```

# Obtaining a Libero License



- Request a Libero License via any of the Following Methods:
  - <http://www.actel.com/products/tools/sw.aspx>
- Libero License Sent via E-mail within 1 hour!
  - **Libero License Includes Synplicity License**



The screenshot shows the Actel website's software registration page. The page title is "Products & Services: Software Registration" and the main heading is "Libero, Designer, Synplify Pro AE, and PALACE Registration and Licensing". There are two main sections: "To obtain a license for a FREE Libero, Designer or PALACE product:" with a "Free License" button, and "To register for a purchased license, or to get information about your current license:" with a "Purchased / Existing" button and an input field for a software ID. A callout box on the left says "Click to request Libero Gold License" with an arrow pointing to the "Free License" button. Another callout box at the bottom left says "Click to request Libero Platinum License" with an arrow pointing to the "Purchased / Existing" button. A third callout box on the right says "Enter Software Id" with an arrow pointing to the input field. At the bottom of the page, there are links for "Actel Installation and Licensing Guide" and "Obtain FREE Libero IDE or Palace Software".



# Libero Gold and Platinum Licenses



- Libero Gold License Is Node-Locked to PC Disk ID
- Libero Platinum License Requires Software ID
- Platinum License Types:
  - Locked to Disk ID
  - Hardware Keys
    - ◆ One Key for Synplicity and One Key for All Remaining Software
    - ◆ Parallel Port or USB Options





# Libero Platinum Evaluation License



Libero Platinum Evaluation License Contains All Platinum Features  
*Except Programming*

**Actel** Products & Services: Software Registration

**Free Products**  
Click on the product you want to register:

- Libero Evaluation**  
A 45-day license for Libero Platinum excluding programming file generation. Select one license type:  
 Node-Locked  Floating
- Libero Gold**  
A FREE 1 year license for the complete Libero Gold product which supports all Actel devices up to and including 300K gates, or the smallest member of any family. This product is available on Windows OS platforms only and is node-locked.
- Designer Evaluation**  
A 45-day license for Designer Platinum excluding programming file generation. Select one license type:  
 Node-Locked  Floating
- Designer Gold**  
A FREE 1 year license for the complete Designer Gold product which supports all Actel devices up to and including 300K gates. This product is available on PC platforms only and is node-locked.
- PALACE Evaluation**  
A 45-day license for Magma Design Automation PALACE Physical Synthesis software. Select one license type:  
 Node-Locked  Floating

[Link to the Tools Overview website](#)

Specify Floating or Node-Locked

Click to request Libero Eval License



# Libero Platinum Evaluation License (cont.)



- Evaluation License Is Node-Locked to Disk ID
  - Available from “About Your Installation”

Actel Products & Services: Software Registration

## LIBERO PLATINUM EVALUATION 45 DAY FREE LICENSE Licensing

Select one HDL:  VHDL  Verilog

Enter your PC's hard-disk C drive Volume Serial Number:

The Volume Serial Number is an 8 character hexadecimal number of the form xxxx-xxxx. To obtain your Volume Serial Number type the following at a DOS or Command Prompt:  
(Note: You must use the C drive hexadecimal number)  
C:> Vol C:

Please Specify platform:  Win XP(PRO)  Win 2000

**Start over**

**Enter Disk Id**

**Specify OS**

**Back** **Next** **Reset**

**Notice:** All fields must be completed to complete registration.  
Download Libero software from <http://www.actel.com/downloads/libero/>  
or you can order a CD from <http://interact.actel.com/gbnew/lr.cgi>

[Actel Installation and Licensing Guide](#)



## ■ Libero Gold License

- Free!
- Node-Locked to Disk ID

## ■ Libero Platinum (Windows) License

- Node-Locked or Locked to Hardware Keys

## ■ Libero Platinum (Solaris or Linux) License

- Floating License Locked to Host Id
  - ◆ Linux Requires Hardware Key for Synplify

## ■ Libero Evaluation License

- Node-Locked or Floating
- Free 45 day License

## ■ Synplicity License is included with Libero License



# License File: Saving and Setting Variables



- Store license.dat File in c:\flexlm Folder:

- Set Variables

- Windows NT

- ◆ Control Panel -> System -> Environment Tab

- Windows 2000


- ◆ Control Panel -> System -> Advanced -> Environment Vars -> New

- Windows XP

- ◆ Control Panel -> System -> Advanced -> Environment Variables -> New

- Set LM\_LICENSE\_FILE to c:\flexlm\license.dat

- Set SYNPLICITY\_LICENSE\_FILE to c:\flexlm\license.dat



# license.dat file



```
PACKAGE AEALL1 actlmgrd 1999.400 COMPONENTS="Viewdraw Actel \
  ActelACT-1Library ActelACT-2Library ActelACT-3Library Generic \
  GenericCAE EDIF_NetlistWriter ViewgenSchematicGenerator \
  Export1076 EDIF_NetlistReader GRAFLIB VERILNET ViewBASE WDIRDB \
  Altran AttDump Attmerge Attupdat Mega ViewGraf PARISLIST" \
  SIGN=E56ED128C7D0
INCREMENT AEALL1 actlmgrd 1999.400 05-dec-2006 uncounted \
  VENDOR_STRING="Platform:NT exclusive:35" \
  HOSTID=DISK_SERIAL_NUM=a074afe9 ck=5 SIGN=4D2ACA78658C
FEATURE ACTEL_SUMMIT actlmgrd 6.3 05-dec-2006 uncounted \
  HOSTID=DISK_SERIAL_NUM=a074afe9 ck=172 SIGN=6E48D3D8E1709AA6
FEATURE wLite syncad 10.0 05-dec-2006 uncounted CD826B8A5F9D \
  HOSTID=DISK_SERIAL_NUM=a074afe9 ck=157
FEATURE reactiveexport syncad 10.0 05-dec-2006 uncounted 5C6721A3F2E0 \
  HOSTID=DISK_SERIAL_NUM=a074afe9 ck=137
FEATURE basicvdiimport syncad 10.0 05-dec-2006 uncounted A1235A1BD49C \
  HOSTID=DISK_SERIAL_NUM=a074afe9 ck=130
FEATURE actelmtivlog mtioemd 2006.12 05-dec-2006 uncounted \
  489D4A494DAD HOSTID=DISK_SERIAL_NUM=a074afe9
FEATURE actelmtivhdl mtioemd 2006.12 05-dec-2006 uncounted \
  F2AF24411BCC HOSTID=DISK_SERIAL_NUM=a074afe9
FEATURE PALACE_ACTEL_APA_FULL aplus 4.000 05-dec-2006 uncounted \
  HOSTID=DISK_SERIAL_NUM=a074afe9 SIGN="03E4 2A9A F0DD 2AF7 D28E \
  31C3 229F 5481 924C C09D 6700 B368 0F71 CB42 D6C8 D52D 1C20 \
  65E4 4455 7A42 0137"
FEATURE synplify pc synplctyd 2005.132 05-dec-2006 uncounted \
  1D43F615A72D9E5CBDC A VENDOR_STRING=actel_cem \
  HOSTID=DISK_SERIAL_NUM=a074afe9
NOTICE=CUSTID=QASNT2155712607150 SIGN="0034 46A7 A572 1EE2 \
  313B 817D 6EA4 DB9F 8940 9188 9303 7D3D 10C5 B367 5E6E 03BA \
  3504 5FFB 4979 7381 6046"

# Your Software ID is : 14D-E05C-33D #
```

ModelSim  
VHDL and  
Verilog

Synplicity  
License

Software id

Expiration date



# Libero Project Manager




- **Centrally Manages and Integrates Files and Tools**
  - **Coordinates Project Information between Tools**
    - ◆ e.g., Family Is Selected Once and Communicated to All Tools
  - **Provides Seamless Piping of Internal Design Files among Tools**
  - **From within Libero's Project Manager, User Can Invoke Tools for:**
    - ◆ **Design Entry**
    - ◆ **Stimulus Generation**
    - ◆ **Simulation**
    - ◆ **Synthesis**
    - ◆ **Design Implementation and Static Timing Analysis**



## ■ Design Explorer Window


- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
  - ◆ Libero Continuously Analyzes and Updates Hierarchy





## ■ Design Explorer Window

- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
  - ◆ Libero Continuously Analyzes and Updates Hierarchy
- File Manager Tab Displays All Files in Project Grouped by Type




## ■ Design Explorer Window

- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
  - ◆ Libero Continuously Analyzes and Updates Hierarchy
- File Manager Tab Displays All Files in Project Grouped by Type

## ■ Language-Sensitive HDL Editor

- Verilog 2001 or VHDL 93




## ■ Design Explorer Window

- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
  - ◆ Libero Continuously Analyzes and Updates Hierarchy
- File Manager Tab Displays All Files in Project Grouped by Type

## ■ Language-Sensitive HDL Editor

- Verilog 2001 or VHDL 93

## ■ Tools Can Be Launched from Design Flow Window or Menus



# Libero IDE Project Manager



## ■ Design Explorer Window


- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
  - ◆ Libero Continuously Analyzes and Updates Hierarchy
- File Manager Tab Displays All Files in Project Grouped by Type

## ■ Language-Sensitive HDL Editor

- Verilog 2001 or VHDL 93

## ■ Tools Can Be Launched from Design Flow Window or Menus

## ■ Log Windows Provide Status and Error Messages



# Libero IDE Design Flow Window



Step-by-Step design flow decreases design development time

## ■ Design Flow Window Displays:


- Tools
- Files
- Transitions
- Current State
- Tool Tips

## ■ Interactive Blocks

- Activates Tools
- View Files

## ■ Display changes dynamically based on target family



## ■ Tabs Switch between Flow Window and HDL Window




# Libero IDE Design Flow Window

## *File Status of Displayed Items*



- Group of Files Can Be ...
- ... Missing
  - If ANY Are Missing, Block Is Shadowed Out
- ... Available and Current
  - Green Check Mark Is Shown 
- ... Available, but Not Current
  - If at Least One is Not Current, Warning Icon Is Displayed 




# Libero IDE Design Flow Window

## Tool States



- Disabled => Button Is Shadowed
- White => Available, but Not Yet Used
- Green => Completed Successfully
- Red => Error in Running Tool




# Libero IDE Design Flow Window

## Structural Designs



### ■ Design Flow Window Can Be Configured For Structural Designs That Do Not Require Synthesis




Un-check if synthesis is not required





# Libero IDE Design Flow Window

## Synthesis Not Required



Synthesis button disabled



# Libero Log Window Error Manager



## ■ Error Manager Consists of 4 Tabs in Log Window:


- All: Displays All Messages
- Errors: Displays Error Messages
- Warnings: Displays Warning Messages
- Info: Displays Information Messages

## ■ Default Colors:


- Red => Errors
- Blue => Hyperlinks
- Light Blue => Warnings



Click in window to clear or copy text



Icon appears next to each message



Libero error manager tabs




# Libero IDE File Menu Options

Create, open, close and save projects

"Save-As": Save Project with Different Name and/or in Different Location



List of Recent Projects



# Importing Files

- File -> Import Files
- Existing Design Files Can Be Imported into Libero Project
  - Schematics, Symbols, HDL (VHDL or Verilog), Stimulus (VHDL or Verilog), SmartGen Cores, EDIF Netlists, SDC Files, Constraint Files, Tool Profiles

Select file type from pull-down menu




# Import Files

## File Manager Tab




- Files Can Also Be Imported from File Manager Tab
  - Click on File Type and Select Import



The screenshot displays the Libero IDE interface. The 'File Manager' tab is active, showing a tree view of project files. The 'HDL Source Files' folder is expanded, and the 'Import' option is highlighted. An 'Import Files' dialog box is open, showing a file list with 'compare.vhd', 'reg32.vhd', and 'Top.vhd'. The 'Files of type' is set to 'VHDL Source Files (\*.vhd)'. The background shows the main IDE design flow diagram with tabs for Design Hierarchy, File Manager, and Design Flow.

# Libero IDE File Menu

## *User Preferences*




# Libero IDE User Preferences

## Automatic Software Update Check



- Enable or Disable Checking for Updates When Libero is Launched




# Libero IDE

## Checking for Software Updates Manually



### Manually Check for Software Updates from Help Menu






# Libero IDE User Preferences

## Project Startup Behavior



- **Specify How Libero Behaves When Opened**
  - **Open with no project or open most recently used project**
- **Default Startup**
  - **Most Recent Project Is Opened When Libero is Launched**
  - **If None Exists, Libero Launches the New Project Wizard**
- **Default Can be Modified in Libero Startup Properties**
  - **Check or Uncheck “Open the most recently used project at startup”**




# Libero IDE User Preferences

## *Log Window Colors*



### ■ Specify Colors for Messages in the Libero Log Window



# Libero IDE User Preferences


## Text Editor



### ■ Text Editor Selection

- Use Libero IDE Text Editor or External Text Editor

- ◆ File > Preferences Text Editor Tab



Enter location of external text editor if selected



# Libero IDE

## Edit Menu Options



The screenshot shows the Libero IDE interface. The 'Edit' menu is open, displaying various options and their keyboard shortcuts. The main editor window shows a VHDL file named 'Top.vhd' with the following code:

```
Libero IDE - C:\actelprj\Certification_design\McCarthy\Dynamic_PLL\Dynamic_PLL.prj - [Top.vhd]
File Edit View Process Options Designer Views Window Help
Undo Ctrl+Z
Redo Ctrl+Y
Cut Ctrl+X
Copy Ctrl+C
Paste Ctrl+V
Find... Ctrl+F
Find Next F3
Replace... Ctrl+H
Select All Ctrl+A
Find in Files...
Find Module/Entity...
Comment Out Ctrl+M
Uncmment Out Ctrl+K
020
021
022
023
024
025
026
027
028
029
030
031
032
033
034
035
-- Top.vhd
library ieee;
use ieee.std_logic_1164.all;
library proasic3;

entity Top is
port (TRST: in std_logic;
      TDI: in std_logic;
      TMS: in std_logic;
      TCLK: in std_logic;
      CLK40: in std_logic; -- 40 MHz input clock
      PLL_out: out std_logic; -- PLL output
      TDO: out std_logic);
end Top;

architecture RTL of Top is


-- component declarations
component dyn_PLL
port(POWERDOWN, CLKA : in std_logic; LOCK, GLA : out
      std_logic; SDIN, SCLK, SSHIFT, SUPDATE, MODE : in
      std_logic; SDOUT : out std_logic);
end component dyn_PLL;

COMPONENT UJTAG
port
(
  UIREG0 : out std_logic;
  UIREG1 : out std_logic;
  UIREG2 : out std_logic;
  UIREG3 : out std_logic;
  UIREG4 : out std_logic;
  UIREG5 : out std_logic;
  UIREG6 : out std_logic;
  UIREG7 : out std_logic;


```



- To find Module in a Hierarchy, click Find Module Icon on Tool bar, or Click Edit/Find Module



Libero selects and displays the found module




- “Find Next” in Design Hierarchy

- From the “Find Module” dialog you can select “Find Next”
  - ◆ Find by using regular expression e.g. `*_cntrl => “mode_cntrl”`
  - ◆ Find by matching exact case

### ■ Edit => Find in Files, or Toolbar Icons

- Search for Files, Words, etc
- Specify by File Types
- Specify where to Search
- Match Whole Word
- Match Case
- Regular Expression



Find In Files

Find What:

In files/file types: \*.vhd; \*.v; \*.h

In Folder: C:\netlist\pcicore2

Match whole word only  Match Case  Regular Expression

Find Cancel Help

### ■ Results Shown in "Find in Files" Tab in Log Window

```
Searching for 'entity'...
C:\netlist\mux8\hdl\mux8.vhd(10): entity mux8 is
C:\netlist\mux8\hdl\mux8.vhd(26): end entity mux8;
C:\netlist\mux8\hdl\mux4_behave.vhd(14): entity mux4 is
C:\netlist\mux8\hdl\mux4_behave.vhd(24): end entity mux4;
C:\netlist\mux8\hdl\mux2_behave.vhd(15): entity mux2 is
C:\netlist\mux8\hdl\mux2_behave.vhd(22): end entity mux2;
6 occurrences have been found.
```

Ready


Output Errors Warnings Infos Find In Files VHDL ACCELERATOR



# Find in Files Cross Probing




- Selecting File Name Presented in Find in Files Log Window ...
  - ... Opens Selected File in Libero Text Editor
  - ... Highlights Match



# Libero IDE View Options



## ■ Displayed Windows Turned On or Off Using Libero “View” Menu





# Libero IDE Options Menu




The screenshot shows the Libero IDE interface with the 'Options' menu open. The menu items are: Project Settings..., Profile..., Configure Design Flow..., and Files Organization. The main workspace displays a 'Design Flow' diagram for a project named 'Dynamic\_PLL'. The flow starts with 'Source Files' leading to 'Synthesis' (using Synplify). From Synthesis, 'Post-Synthesis Files' are generated, which are then used by 'Place&Route' (using Designer). The 'Place&Route' step produces 'Post-Layout Files'. The 'Simulation' section includes 'Simulation' (using ModelSim), 'Stimulus' (using Stimulus Editor), and 'Stim' (using Waveform Editor). The 'Configure Design' button is visible in the top right of the design flow area. The status bar at the bottom indicates: VHDL FAM: ProASIC3 DIE: A3P060 PKG: 144 TQFP.



# Libero IDE Project Settings




- Device - change FPGA die or package
  - Family cannot be changed



# Libero IDE Project Settings




- Device - change FPGA die or package
  - Family cannot be changed
- Simulation – specify simulation options
  - “Compile VHDL Package Files” option is on by default




# Libero IDE Project Settings



- Device - change FPGA die or package
  - Family cannot be changed
- Simulation – specify simulation options
  - “Compile VHDL Package Files” option is on by default
- Programming – specify location of programming file and software




- **Create or Edit Tool Profile for Project**
  - **Options > Profiles**
  - **Select Third-Party Tools & Versions**
    - ◆ **Synthesis**
      - ▶ *Vendor (e.g. Synplify)*
        - ▶ *Version*
    - ◆ **Physical Synthesis**
      - ▶ *PALACE*
        - ▶ *Version*
    - ◆ **Simulation**
      - ▶ *ModelSim*
        - ▶ *Select Version*
    - ◆ **Testbench Generation**
      - ▶ *WaveFormer Lite*
        - ▶ *Select Version*
  - **Name Profile and Save**
  - **Edit or Add Profiles As Needed**



### ■ Tool Profiles

- Now Automatically Finds Versions of Installed Tools



- Export/import Profiles

- ◆ Allows saving & moving profiles to another project
- ◆ Setting up a new project allows import from another project





# Add / Edit Tool Profiles



## ■ Add/Edit Profile Requires

- ... Name of Profile
- ... Choosing Tool
  - ◆ From Drop-down Menu
  - ◆ Choose Version
- ... Choosing Tool Location
  - ◆ Browse for Location
  - ◆ Specify Location




# Profile Conflict




- Occurs when Current Profile Settings Are Different from those of Previous Project that is Opened

- May Have Newer Version Selected when Opening Project Created with an Older Version





# Libero IDE Files Organization





# Package Files

## Compile Order




- Package Files Displayed on Libero IDE File Manager Tab
  - VHDL Packages
  - Verilog Include Files
- Use Package Files Order Window to Indicate if Packages Are for Simulation, Synthesis or Both and to Set Compile Order
  - Use Up or Down Arrows to Change Compile Order
  - Check Boxes to Compile Packages for Simulation, Synthesis, or Both
- Select Options => Package Files Organization, or Right Click in Design Hierarchy Window



- User Can Specify Constraint Files To Send To Designer
  - Timing Constraints (.sdc) or Physical Constraints (.pdc)
    - ◆ Files may come from Synthesis or PALACE or be generated by the engineer

Specify order which files are imported




Constraint files in project

Constraint files sent to Designer



- **Libero Allows Users to Specify List of Stimulus Files for Simulation**
  - **No Stimulus File Selected by Default**
  - **Libero Remembers Stimulus Association for Any Block**





# Hierarchical Testbench Support




## ■ Libero Supports Hierarchical Testbenches

- **Select Multiple Files**
- **Libero does not automatically determine compile dependencies of stimulus files**




# Libero IDE Designer Views Menu






### ■ Create Project Variations

- Save Different Project Views for Comparison
- Requires .adb file, Back-annotated File, Programming/Debugging File, or Post-layout Simulation Folder



### ■ Add, Rename or remove design implementations





### ■ Implementations

- **Making Changes in Current View Can Change State of Project**
  - ◆ **Pre-Synthesis**
  - ◆ **Post-Synthesis**
  - ◆ **Post-Physical Synthesis**
  - ◆ **Affects All Other Views**
  
- **Changing Implementation Files for Current View Does Not Affect Other Views**




# Libero IDE New Project Wizard



- **Menu-Driven Wizard**
  - **File > New Project**
- **Status Guide Shows Current State**
  - **All Fields Must Be Filled in to Continue**
- **HDL Type Must Be Consistent with License**
- **Next Button Goes to Next Wizard Screen**
- **Finish Button Finishes/Closes Wizard after Making Changes. Saves All Selections.**

Use Browse button to change project location




# Libero IDE New Project Wizard

## Select Device



- Select Family
- After Family Is Selected, Devices from that Family Are Displayed
- After Device Is Selected, Available Packages for that Device Are Displayed



# Libero IDE New Project Wizard

## Select Tools



### ■ Synthesis

- Vendor (e.g. Synplify)
  - ◆ Version

### ■ Physical Synthesis

- PALACE
  - ◆ Version

### ■ Testbench Generation


- WaveFormer Lite
  - ◆ Select Version

### ■ Simulation

- ModelSim
  - ◆ Select Version

### ■ Support for Mentor Graphic's LeonardoSpectrum and Precision

- Standard Tools Direct from Mentor
  - ◆ No Actel OEM Versions




# Libero IDE New Project Wizard

## Add Files




### ■ Add Existing Design Files to Project

- Schematics, Symbols, HDL (VHDL or Verilog), Stimulus (VHDL or Verilog), SmartGen Macros or EDIF Netlists



### ■ Project Information Listed in Dialog Box

- Click “Finish” to Complete Project Creation or “Back” to Make Corrections or Additions





Project summary shown in window

# Organization of Libero Project Files



Default folder for Libero projects




# Design Hierarchy Tab

## Block Properties




- Block Properties Dialog Box Displays File Path, Date Created and Last Modified Date







- Libero Only Passes Top-level Source-related Modules to Simulation
- If Other Source Modules Are Required for Simulation, Check Box on File Properties

Check to include file in simulation



# Unknown Hierarchy



- Libero Displays Files in “Default Configuration” Tree
- Missing Files Indicated with “?”
- When Libero Cannot Determine Hierarchy, Files Are Shown with “X” under Unknown Hierarchy on Design Hierarchy Tab
  - Files also Shown with “X” on File Manager Tab
  - Examine these Files to Correct Problem or Remove File from Project



# Deleting Files from Libero Project




- Files Can Be Deleted from Project and from HDD
  - Files Deleted from HDD **Cannot Be Recovered!**




## ■ HTML-based Help System

- Help Available for Error Messages, Specific Screens and Menus
- Expanded Content



- Hyperlinks to Application Notes and Actel Web Pages
- Help Menu Provides Direct Access to All Libero PDF Reference Manuals



A blue-tinted background image of a microchip die, showing a grid of circuitry and various components.

## Design Entry

The Actel logo, featuring a red square icon to the left of the word "Actel" in a bold, blue, sans-serif font.

**Actel**

## ■ Libero Supported Design Flows

- **Structural Schematic Flow**
- **Mixed-Mode Flow**
- **HDL Flow**

## ■ SmartGen Macro Builder

## ■ ViewDraw Overview

- **Schematic Design Entry Tool**



The background of the slide is a blue-tinted image of a microchip, showing its intricate grid-like structure and various components. The chip is oriented diagonally, with the top-left corner pointing towards the upper right of the frame.

# Libero Design Flows



## ■ Structural Schematic Flow

- Contains only Actel ViewDraw Library Components or Mix of Actel ViewDraw Library Components and Structural HDL
- Top Level *Must* Be Schematic!
- Synthesis *Optional* before Layout

## ■ Mixed-Mode Flow

- Schematic and RTL Blocks
  - ◆ May also Contain Structural HDL Blocks
- Top Level *Must* Be Schematic!
- Synthesis *Required* before Layout

## ■ HDL Flow

- VHDL or Verilog (not both)
- May Contain Structural Blocks






A large, detailed image of a microchip die, showing a complex grid of circuitry and various components, is the background of the slide. The die is tilted slightly to the right. The text and logo are overlaid on a semi-transparent blue background.

# SmartGen Macro Builder





- Create Macro Functions from User's Parameters
- Optimized for Actel Architecture
  - High Speed
  - Small Area
- Rule-based Generation Guarantees Functional Accuracy
- Outputs:
  - VHDL - Behavioral and Structural
  - Verilog - Behavioral and Structural



## ■ SmartGen Macros Can Be Used in ...

- ... **Structural Schematic flow**
- ... **Mixed-mode Flow**
- ... **HDL Flow**

## ■ Steps:

- **Launch SmartGen from Libero IDE Project Manager**
- **Create HDL Structural Implementation**
  - ◆ **VHDL or Verilog**
- **HDL Flow**
  - ◆ **Instantiate Macro in Top-level RTL**
- **Structural Schematic and Mixed-mode Flows**
  - ◆ **Create ViewDraw Symbol from Libero**
  - ◆ **instantiate Symbol in Schematic**



# Launching SmartGen from Libero



The screenshot shows the Libero IDE interface with the Design Flow window open. The title bar reads "Libero IDE - C:\Actelprj\Intro\_VHDL\_labs\Solutions\Top\Top.prj - [Design Flow]". The menu bar includes File, Edit, View, Process, Options, Implementations, Window, and Help. The current implementation is set to "Impl1".

The Design Flow window is divided into several sections:

- Design Entry Tools:** Contains icons for HDL Editor, SmartGen (highlighted with a blue arrow and labeled "SmartGen icon"), and ViewDraw.
- Root: TOP:** Shows a flow starting with "Pre-Layout" and "Post-Layout" steps, leading to a "Configure Design Flow..." button.
- Simulation:** A box containing "Simulation ModelSim", "Stimulus Stimulus Editor", and "Stimulus WaveFormer Lite".
- Place&Route:** A box containing "Designer".
- Programming:** Two boxes for "FlashPro" and "Silicon Sculptor".

Arrows indicate the flow of data: Source Files feed into the Designer, which produces Post-Layout Files and a STAPL File. The Designer also feeds into the Simulation box. The STAPL File feeds into the Programming boxes.

At the bottom of the IDE, a status bar shows "Starting SmartGen..." and "Ready". The bottom right corner displays design parameters: "VHDL FAM: PA DIE: APA075 PKG: 208 PQFP".



# SmartGen User Interface



smartgen.aws - SmartGen

File Core Options View Help

ProASIC3

- Arithmetic
- Clock Conditioning / PLL
- Comparators
- Counters
- Decoder
- FIFO
- FlashROM

Core Varieties for ProASIC3 Family

Variety	Function	Vendor	Version	Details
Ripple	Adder	Actel	2.0	Area optimized, Low Speed
Fast Brent-Kung	Adder	Actel	2.0	Speed optimized, Low Speed
Brent-Kung	Adder	Actel	2.0	Area optimized, Low Speed
Sklansky	Adder	Actel	2.0	Speed optimized, Low Speed
With Final Adder	Array Adder	Actel	2.0	Array Adder with final adder
Pipelined	Array Adder	Actel	2.0	Array Adder with pipelined final adder
adder	Array Adder	Actel	2.0	adder with no final adder
	Subtractor	Actel	2.0	Area optimized, Low Speed
	Subtractor	Actel	2.0	Speed optimized.
Brent-Kung	Subtractor	Actel	2.0	Area optimized, Medium Speed
	Subtractor	Actel	2.0	Speed optimized > 32. Fastest av...
	Subtractor	Actel	2.0	Area optimized, Low Speed
	Subtractor	Actel	2.0	Speed optimized.
Brent-Kung	Adder / Subtra...	Actel	2.0	Area optimized, Medium Speed
Sklansky	Adder / Subtra...	Actel	2.0	Speed optimized > 32. Fastest av...
Ripple	Accumulator	Actel	2.0	Area optimized, Low Speed

Categories Alphabetic IP Catalog

Configured Core View

Name	Category	Function	Variety	Vendor	Version	Generated On
------	----------	----------	---------	--------	---------	--------------

Workspace C:\Actel\prj\test\smartgen\smartgen.aws opened.  
Please double-click a core variety in the Core Variety View.

Ready FAM: ProASIC3 DIE: UNSET PKG: UNSET

ONECHIP is all you need

# SmartGen Counter Example



1. Choose Function

Variety	Function	Vendor	Version	Details
<input checked="" type="checkbox"/> Compact	Linear Counter	Actel	2.0	Area optimized
<input checked="" type="checkbox"/> Ripple	Linear Counter	Actel	2.0	Area optimized, Low Speed
<input checked="" type="checkbox"/> Balanced	Linear Counter	Actel	2.0	Medium Area, Medium performan...
<input checked="" type="checkbox"/> Fast Balanced	Linear Counter	Actel	2.0	High Speed, Low Area
<input checked="" type="checkbox"/> Fast Enable	Linear Counter	Actel	2.0	Medium Area, Medium Speed
<input checked="" type="checkbox"/> Register Look Ahead	Linear Counter	Actel	2.0	Fastest Counter. Larger sequenti...
<input checked="" type="checkbox"/> Pre Scaled	Linear Counter	Actel	2.0	Fast count. Slow load
<input checked="" type="checkbox"/> Pseudo Random	Pseudo Rando...	Actel	2.0	LFSR based counter
<input checked="" type="checkbox"/> Modulo	Modulo Counter	Actel	2.0	High Speed modulo counter
<input checked="" type="checkbox"/> Gray	Gray Counter	Actel	2.0	High Speed Gray Counter

Workspace D:\Actelprj\ex\SIPO\smartgen\smartgen.aws opened.  
To create a core, please double-click a core variety in the Core Variety View.

Ready

FAM: eX | DIE: eX64 | PKG: 64 TQFP

2. Select type and variation



# SmartGen Counter Example



Counters : Create Core

Linear | Pseudo Random | Modulo | Gray Counter

Variations: Ripple

Width: 8

Async Clear:  
 Active Low  
 Active High  
 None

Direction:  
 Up  
 Down

Clock:  
 Rising  
 Falling

Count Enable:  
 Active Low  
 Active High

Sequential Type:  
 Default  
 Combinatorial

Generate | Reset | Fan-In Control | Help | Close


3. Enter width



4. Complete the rest of the description



Optional Fan-In Control




5. Click Generate



## ■ Users Can Control Buffering in SmartGen Macros

- **Control Net Loading or Eliminate Buffering**





# SmartGen Component Generation



**Generate Core**

Configured cores:

Core name:

Output format:

Additional output:

Resource report

VHDL behavioral model

Verilog behavioral model

Help OK Cancel

Core name

Generate behavioral VHDL or Verilog

Files appear on Libero File Manager tab

Project Design Files

- Block Symbol Files
- Schematic Files
- Package Files
- HDL Source Files
- SmartGen Cores
  - count8
    - HDL Source Files
      - count8.vhd
    - Other Files
      - count8.gen
      - count8.log- Stimulus Files
- Simulation Files
- Constraint Files
- Synthesis Files
- Physical Synthesis Files
- Implementation Files (impl1)


Design Hierarchy File Manager



# SmartGen RAM Initialization



- Speeds up simulation time by reducing the initial writes to setup the memory
- Completely automated simulation flow
- MEMORYFILE property preserved throughout the flow
- Cascading of multiple RAM blocks handled automatically
- Supports industry standard memory content specification files



# SmartGen RAM Initialization (cont.)




### Dual Port RAM : Create Core

Port A  
Depth: 128  
Width: 16  
 Single clock

Port B  
Depth: 256  
Width: 8

Initialize RAM  
**Customize RAM Content**  
Help

Generate...  
Close



### Customize RAM Content

RAM Configuration  
Write Depth: 128    Read Depth: 256  
Write Width: 16    Read Width: 8

Write Port View | Read Port View

Go To Address:  
0 [Go]

Address	DEC	Data	HEX
0			0000
1			0000
2			0000
3			0000
4			0000
5			0000
6			0000
7			0000
8			0000
9			0000
10			0000
11			0000
12			0000
13			0000
14			0000
15			0000
16			0000
17			0000


Reset all values    Import from file...

Help    OK    Cancel

# Memory Content Manager *Features*




- Variable aspect ratio support
  - Read View & Write View
- Import of User Memory File
  - Intel hex format
  - Motorola- S format
- Multiple Radix for data and address display
  - Hex
  - Bin
  - Decimal




# Structural Schematic Designs



# Structural Schematic Design Flow







# ViewDraw Overview



Schematic Design Entry Tool



## ■ Powerful Editing Capabilities

- **Simple, Push-Button GUI Enables Rapid Design Input**
- **Infinite Undo/Redo**
- **Dynamic Pan and Autoscroll**
- **Automatic Connection of Abutting Pins**
- **Rubber Banding of Connected Nets with Dynamic Redraw**

## ■ Flexible and Customizable

- **Designers can Add, Delete, or Reorder Items in Menu System**
- **Commands Can Also Be Entered via Function Keys or CLI**
- **Selectable Display Styles for Lines, Fill Patterns, Bus Widths**





- **ViewDraw AE can read**
  - **EPD 2.0 and 3.0**
    - ◆ **Generated schematics**
    - ◆ **Schematic files**
    - ◆ **Outputs in ViewDraw format**
  
- **ViewDraw can co-exist/co-install with ePD**
  - **Customers can switch back and forth between ViewDraw and ePD tools**



# Invoking ViewDraw

- Launch ViewDraw from Libero.
- Create Schematic
- Save and Check

Enter schematic name →



# ViewDraw



Save+Check

Command Window

Insert Component

Net and Bus Connection

Drawing Tools

Zoom Functions

Push symbol or schematic




# Inserting ViewDraw Components

## ■ Add -> Component

### Select Directory

- Project directory
- Actel cells
- ViewDraw builtin

Enter component name



Component appears here  
• Drag and drop into schematic


# Adding Schematic Border

## ■ Built-in Library Contains Several Sheet Border Templates

### ● Templates Can Be Modified


Enter sheet name (asheet, bsheet, etc.)

Select built-in library



Drag and drop into schematic

# ViewDraw Border in Schematic




# Customizing a Schematic Border

- Border Template Can Be Customized
- Open Border (File > Open)
  - Select Symbol from “Type” Menu

Select built-in library →

Select Symbol →





# Customizing a Schematic Border (cont.)




## ■ Save File to New Name

- (File > Save Copy As <name>)
- Border Saved in Project Library
  - ◆ Visible on Libero File Manager Tab

Enter new sheet name

Select project library

Select Symbol






# Customizing a Schematic Border (cont.)



- **Open Saved Border and Edit (File > Open)**
  - **Add Lines, Arcs, Text, etc. as Necessary**

Modified border visible on File Manager tab



# Adding Schematic Components



- Add > Component from ViewDraw Menu
  - Add SmartGen Macros, Custom Macros or Actel Basic Cells
    - ◆ Select VCC or GND from 'actelcells'

Enter cell name

Select cell library

Drag and drop into schematic

Directory	Symbol
(actelcells)	and2.1
(builtin)	

- and2.1
- and2a.1
- and2b.1
- and3.1
- and3a.1
- and3b.1
- and3c.1
- and4.1
- and4a.1
- and4b.1
- and4c.1
- and4d.1
- and5a.1
- and5b.1





# Drawing Wires and Busses

## *Adding a Net*




### ■ To Add Net:

- **Choose Add > Net (or Add > Bus)**
  - ◆ **Alternate: Click Wire  or Bus  Icon on Toolbar**
- **Specify Net Origination Point and Depress Left Mouse Button**
- **Drag Mouse to Form Net (or Bus), specifying Points along Net by Clicking Right Mouse Button**
- **Click Right Mouse Button to Insert Vertex in Net**
- **Release Left Mouse Button to Specify Ending Point for Net**



- Add I/O Cells to Top-level Design Schematic
  - Schematic-only Designs or Structural Schematic Designs
  - Macros Contained in “actelcells” Component Library
- I/O Cells Must Have Dangling Hierarchical Connector Attached to Pad Side
  - Label Dangling Connector
- I/O Macros Can Be Buried in Hierarchy





# Hierarchical Connectors



## ■ Use Hierarchical Connectors from ViewDraw Built-in Library for All Designs

- Add just like Any Other Component
- Same Connector for Wire or Bus
- Called 'in', 'out', or 'bi' in *Built-in Lib*



## ■ Label Net or Bus Next to Connector



# ViewDraw Attributes



- A *Limited* Number of Attributes Can Be Entered into Schematic and Passed to Designer
- \$Array Attribute
  - Creates Arrays of Cells in Schematic
    - ◆ Useful for I/O Buffers
  - Double-click Cell, Enter on Attribute Tab




# Design Rule Checking

## ■ At Design Entry Completion , Save and Check Design

- Click Save Check Icon
- Use Tools > Schematic Checker

### Viewdraw Status Bar:






# Design Entry Completion





- Files in Implementation Are Displayed on Libero Design Hierarchy and File Manager Tabs




# ViewDraw File Structure on HDD



- Schematic Files Saved in “sch” Folder
- Symbol Files Saved in “sym” Folder
- Wire Files Saved in “wir” Folder
- Files Visible on Libero File Manager Tab



# Opening Existing Schematics



Libero IDE - C:\Actelprj\Libero\_APA\_labs\Verilog\VD\_mux\mux.pj - [Design Flow]

File Edit View Process Options Implementations Window Help

Current implementation: Impl1

Design Hierarchy: Default Configuration, MUX21 (mux21.1)

Design Entry Tools: ViewDraw

Design Flow: Root : MUX21, > Pre-Sy, Post-Syr, Post-Lay, Simul., Mode

Design Hierarchy File Manager Design Flow

C:\Actelprj\Libero\_APA\_labs\Verilog\VD\_mux\viewdraw\MUX21.v.


Done.  
Starting ViewDraw...  
Starting ViewDraw

All Errors Warnings Info

Open Schematic VERILOG FAM: eX DIE: eX256 PKG: 180 CS



# Completed Schematic



Hierarchical connectors

Input buffers

Actel library components


Output buffer

Hierarchical connector



## ■ Schematic Connectivity Checker in Libero

- Checks for Errors Not Included in ViewDraw Save + Check
- Optional Step Available from File Manager Tab




# Structural Schematic Flow

## Using SmartGen Macros



- Launch SmartGen from Libero Project Manager
- Create HDL Structural Implementation
  - ◆ VHDL or Verilog
- Create ViewDraw Symbol from Libero and Instantiate Symbol in Schematic
  - ◆ Symbol Visible on File Manager Tab




A large, detailed image of a microchip die, showing a complex grid of circuitry and various components, is the background of the slide. The die is tilted slightly to the right. The text and logo are overlaid on a semi-transparent blue background.


# Mixed-Mode Designs



# Mixed-Mode Design Flow








## ■ Mixed Mode => RTL Blocks within Schematic

- HDL Blocks Can Be Structural or Behavioral RTL
  - ◆ RTL Blocks Can Be VHDL or Verilog (But Not Both)
- Top Level *Must* Be Schematic

## ■ Procedure


- Create HDL Blocks
  - ◆ RTL Blocks - Use HDL Editor or Import Existing Design Files
  - ◆ Structural Blocks - Use HDL Editor or SmartGen
- Create ViewDraw Symbols for HDL Blocks
  - ◆ Done Automatically from Libero Design Flow Manager
- Instantiate Blocks in Schematics and Make Interconnects
  - ◆ Use Hierarchical Connectors from ViewDraw “built-in” Library for HDL Ports in Schematic




# RTL in Mixed-Mode Flow



- Create RTL from Libero HDL Editor or Import File
- OR
- Create HDL Structural Implementation using SmartGen
  - ◆ VHDL or Verilog
- Create ViewDraw Symbol from Libero Instantiate Symbol in Schematic
  - ◆ Symbol Appears on File Manager Tab



# Mixed Mode Schematic



# Synthesize

- Optional for Pure Schematic or Structural Schematic Flows

- All HDL Blocks Are Structural VHDL or Verilog (e.g., SmartGen Blocks)


- Required for Mixed-mode Designs

- Designs Containing RTL Blocks

- Libero Launches Synplicity to Insert Pads and Optimize Design

- Hierarchical Connectors Must Be Used
- Structural Schematics with All Pads Instantiated Can Go Directly to Designer Tool

Synthesize →




A blue-tinted, high-angle photograph of a microchip die, showing its intricate grid-like structure and various components. The die is positioned diagonally across the frame, with the top-left corner pointing towards the upper right.


## HDL Designs

The Actel logo consists of a red square with a white diagonal line, followed by the word "Actel" in a bold, blue, sans-serif font.

**Actel**






# HDL Design Flow







# Creating New HDL Macros




# HDL Editor



```
01  |-- reg32.vhd
02
03  LIBRARY IEEE;
04  USE IEEE.std_logic_1164.all;
05
06  ENTITY reg32 IS
07  PORT (
08      D   : IN std_logic_vector( 31 DOWNT0 0 ) ;
09      EN  : IN std_logic ;
10      CLK : IN std_logic ;
11      RST : IN std_logic ;
12      Q   : OUT std_logic_vector( 31 DOWNT0 0 )
13  );
14
15
16  END ENTITY reg32 ;
17
18
19  ARCHITECTURE RTL OF reg32 IS
20
21  BEGIN
22
23  gen_reg : PROCESS ( RST , CLK )
24
25  BEGIN
26      IF (RST = '1') THEN
27          Q <= (others => '0');
28      ELSIF (CLK'event and CLK = '1') THEN
29          IF (EN = '1') THEN
30              Q <= D;
31          END IF ;
32      END IF ;
33  END IF ;
```



- Comment Command Allows Users to Comment Sections of VHDL or Verilog Code




The screenshot shows the Libero IDE interface. The main window displays a VHDL file named 'reg32.vhd'. The code is as follows:


```
03 LIBRARY IEEE;
04 USE IEEE.std_logic_1164.all;
05
06 ENTITY reg32 IS
07     PORT (
08         D : IN std_logic_vector( 31 DOWNT0 0 ) ;
09         EN : IN std_logic ;
10         CLK : IN std_logic ;
11         RST : IN std_logic ;
12         Q : OUT std_logic_vector( 31 DOWNT0 0 )
13     );
14
15
16 END ENTITY reg32 ;
17
18
19 ARCHITECTURE RTL OF reg32 IS
20
21 BEGIN
22
23     gen_reg : PROCESS ( RST , CLK )
24
25     BEGIN
26         IF (RST = '1') THEN
27             Q <= (others => '0');
28         ELSIF (CLK'event and CLK = '1') THEN
29             IF (EN = '1') THEN
30                 Q <= D;
31             END IF ;
32         END IF ;
33     END PROCESS;
34
```

The IDE interface includes a menu bar (File, Edit, View, Process, Options, Implementations, Window, Help), a toolbar, and a status bar at the bottom showing 'Ready', 'Ln 1, Col 1', 'VHDL', 'FAM: PA', 'DIE: APA075', and 'PKG: 208 PQFP'. The status bar also includes a 'Find In Files' button.

- Comment Command Allows Users to Comment Sections of VHDL or Verilog Code




- Comment Command Allows Users to Comment Sections of VHDL or Verilog Code




```
03 LIBRARY IEEE;
04 USE IEEE.std_logic_1164.all;
05
06 ENTITY reg32 IS
07     PORT (
08         D : IN std_logic_vector( 31 DOWNT0 0 ) ;
09         EN : IN std_logic ;
10         CLK : IN std_logic ;
11         RST : IN std_logic ;
12         Q : OUT std_logic_vector( 31 DOWNT0 0 )
13     );
14
15
16 END ENTITY reg32 ;
17
18
19 ARCHITECTURE RTL OF reg32 IS
20 BEGIN
21
22     --gen_reg : PROCESS ( RST , CLK )
23     --
24     --BEGIN
25     --    IF (RST = '1') THEN
26     --        Q <= (others => '0');
27     --    ELSIF (CLK'event and CLK = '1') THEN
28     --        IF (EN = '1') THEN
29     --            Q <= D;
30     --        END IF ;
31     --    END IF ;
32     -- END IF ;
33     --END PROCESS;
34
```

- Uncomment Command Allows Users to Uncomment Sections of VHDL or Verilog Code



- Uncomment Command Allows Users to Uncomment Sections of VHDL or Verilog Code



The screenshot shows the Libero IDE interface. The main window displays the HDL Editor with the following VHDL code:

```
03 LIBRARY IEEE;
04 USE IEEE.std_logic_1164.all;
05
06 ENTITY reg32 IS
07     PORT (
08         D : IN std_logic_vector( 31 DOWNT0 0 ) ;
09         EN : IN std_logic ;
10         CLK : IN std_logic ;
11         RST : IN std_logic ;
12         Q : OUT std_logic_vector( 31 DOWNT0 0 ) ;
13     );
14
15
16 END ENTITY reg32 ;
17
18
19 ARCHITECTURE RTL OF reg32 IS
20
21 BEGIN
22
23     gen_reg : PROCESS ( RST , CLK )
24
25     BEGIN
26         IF (RST = '1') THEN
27             Q <= (others => '0');
28         ELSIF (CLK'event and CLK = '1') THEN
29             IF (EN = '1') THEN
30                 Q <= D;
31             END IF ;
32         END IF ;
33     END PROCESS;
34
```

The IDE interface includes a menu bar (File, Edit, View, Process, Options, Implementations, Window, Help), a toolbar, and a status bar at the bottom showing "Ln 14, Col 2" and "VHDL FAM: PA DIE: APA075 PKG: 208 PQFP".


# HDL Editor

## Detect Changes



- If File Is Open in Libero HDL Editor and Modified by another Text Editor, Warning Is Issued


Warning message in Libero





## ■ HDL Syntax Checker Available from File Manager Tab

- Checks for Errors in HDL Blocks
- Errors Indicated in Libero Log Window
- Optional Step



# Project Manager with Saved Files...



VHDL files →

The screenshot shows the Libero IDE interface. The title bar reads "Libero IDE - C:\Actelprj\Libero\_APA\_labs\WHDLSolutions\Top\Top.prj - [top.vhd]". The menu bar includes File, Edit, View, Process, Options, Designer Views, Window, and Help. The toolbar contains various icons for file operations and design actions. The "Current Designer view" is set to "Impl1".

The left pane shows a tree view of "Project Design Files":


- Block Symbol Files
- Schematic Files
- HDL Source Files
  - address\_gen.vhd
  - find\_min.vhd
  - top.vhd
- SmartGen Cores
  - pll
    - HDL Source Files
      - pll.vhd
    - Other Files
      - pll.gen
      - pll.log
  - fifo256x8
    - HDL Source Files
      - fifo256x8.vhd
    - Other Files
      - fifo256x8.gen
      - fifo256x8.log
  - ram256x16
    - HDL Source Files
      - ram256x16.vhd
    - Other Files
      - ram256x16.gen
      - ram256x16.log

The right pane shows the VHDL code for "top.vhd":

```
001
002
003      Design name      : top.vhd
004      Author          : Tim McCarthy
005      Created         : March 1, 2004
006      Updated        : September 26, 2005
007      Company        : Actel Corporation Libero Training class
008      Description    : This block is the top level of the design
009
010
011 library ieee;
012 use ieee.std_logic_1164.all;
013
014 ENTITY top IS
015     PORT (
016         clk40           : IN std_logic;
017         reset           : IN std_logic;
018         clk50           : OUT std_logic;
019         clk25           : OUT std_logic;
020         FIFO_empty     : OUT std_logic;
021         FIFO_full      : OUT std_logic;
022         data_out       : OUT std_logic_vector(7 DOWNTO 0));
023
024 END top;
025
026 ARCHITECTURE rtl OF top IS
027     -- complete component declarations for pll, fifo256x8 and ram256x16 below
028
029     COMPONENT pll
030         PORT (GLA, GLB, LOCK : out std_logic; CLK : in std_logic) ;
031     END COMPONENT;
032
033     COMPONENT fifo256x8
```


The bottom status bar shows "Ready" and "Ln 1, Col 1 VHDL FAM: PA DIE: APA075 PKG: 208 PQFP".

# Functional Simulation




# Simulation Flow

■ For Each Block You Want to Simulate . . .




# Invoking WaveFormer Lite



- **Allows Convenient Test Stimulus Specification via GUI**
  - **User Specifies Stimulus by Drawing Waveforms**
    - ◆ Supports Copy / Paste / Append Operations
  - **Significantly Reduces Testbench Creation Time**
  - **Automatically Converts Graphical Stimulus Files into HDL TestBenches**
  - **Can Generate:**
    - ◆ VHDL Testbench (\*.vhd)
    - ◆ Verilog Testbench (\*.v)
  
- **Users Can Annotate Waveform For Design Documentation**

# Drawing Stimulus

## ■ WaveFormer Lite Diagram Window



# Creating Clocks



**Right  
Mouse  
Click!**



The screenshot shows a timing diagram window titled "Diagram - untitled1.btim\*". The menu is open, showing options: "Add Signal", "Add Bus", "Add Clock", and "Add Spacer". The "Add Clock" option is highlighted. The diagram area shows a time axis from 0ns to 350ns with major ticks every 50ns. A signal named "CLK" is listed in the left pane, with a period of 14.00ns. Other signals listed are RESETn, LOAD, ENABLE, DATA[15:0], and COUNT[15:0].






# Creating Clocks



# Creating Clocks



Double Click!



# Creating Clocks



# Creating Clocks



The image shows two dialog boxes from the Actel software interface. The left dialog is 'Signal Properties' and the right is 'Edit Clock Parameters'. Blue arrows point to specific fields in both, with text labels explaining their function.

**Signal Properties Dialog:**

- Name:  (Annotated: Clock name)
- Active Low:
- Buttons: Simulate Once, Analog Props, Grid Lines
- Mode:  Drive,  Simulate,  Watch,  Compare
- Boolean Equation: ex. (SIG1 and SIG2) delay 5
- Clock:  Edge/Level:
- Buttons: Clock Properties
- Clock Enable:  Advanced Register
- Boolean Equation:  Boolean Equation,  Verilog,  VHDL
- Wfm Eqn:
- Label Eqn:
- Export Signal:  Direction:  Size:
- Analog Display:
- VHDL:  Verilog:
- Radix:  Bus MSB:  LSB:
- Falling Edge Sensitive:  Rising Edge Sensitive:
- Buttons: OK, Cancel, Apply, Prev, Next

**Edit Clock Parameters Dialog:**

- Name:  (Annotated: Clock name)
- Reference Clk:
- Freq:   KHz / us,  MHz / ns,  GHz / ps (Annotated: Clock frequency)
- Period:
- Period Formula: ex. 2\*CLK0.period
- Starting Offset:
- Duty Cycle %:   (Annotated: Clock duty cycle)
- Rise Jitter (range):
- Fall Jitter (range):
- Buffer Delay:
  - Min L to H:
  - Max L to H:
  - Min H to L:
  - Max H to L:
- Rising Delay Correlation:  %
- Falling Delay:  %
- Rise to Fall Correlation:  %
- Invert (Starts Low) (Annotated: Start high or low)
- Buttons: OK, Cancel


# Creating Clocks

The image shows two dialog boxes in the Actel software interface. The 'Signal Properties' dialog on the left has the following settings: Name: CLK, Active Low: unchecked, Drive: selected, Boolean Equation: ex. (SIG1 and SIG2) delay 5, Clock: Unlocked, Edge/Level: neg, Clock Enable: Not Used, Boolean Equation: selected, Wfrm Eqn: 8ns=Z (5=1 5=0)\*5 9=H 9=L 5=V, Label Eqn: Hex(Inc(0,2,5)), Export Signal: checked, Direction: output, VHDL: std\_logic, Radix: hex, and Falling Edge Sensitive: unchecked. The 'Edit Clock Parameters' dialog on the right has: Name: CLK, Reference Clk: None, Freq: 50 MHz, Period: 20 ns, Period Formula: 2\*CLK0.period, Starting Offset: 0, Duty Cycle %: 50, Rise Jitter (range): 0, Fall Jitter (range): 0, Buffer Delay: Min L to H: 0, Max L to H: 0, Min H to L: 0, Max H to L: 0, Rising Delay Correlation: 100%, Falling Delay: 100%, Rise to Fall Correlation: 100%, and Invert (Starts Low): unchecked. A starburst with the text 'Click!' and a blue arrow points to the 'OK' button in the 'Edit Clock Parameters' dialog.

# Creating Clocks




# Creating Clocks



# Drawing Signals



State button toggles automatically  
Select "low" state button




Align cursor and click!  
Use zoom controls to make viewing easier





# Drawing Signals

## Edge Placement




Enter time for edge placement

Double click at end of signal




# Editing Signals




# Drawing Busses

Double click "VAL" state button




# Drawing Busses


Button will stay in "VAL" state




# Drawing Busses




# Drawing Busses



# Drawing Busses




# Drawing Busses







# Drawing Busses




# Drawing Busses



# Drawing Busses




# Drawing Busses




# Editing Signals

## Appending and Inserting



# Editing Signals

## Appending and Inserting



# Editing Signals

## Appending and Inserting



The screenshot shows the WaveFormer Lite application window. The 'Edit' menu is open, displaying various editing options. The main workspace shows a digital signal waveform with a time scale from 150ns to 350ns. A data bus is visible with the value 'BBBB'. The status bar at the bottom indicates 'signals' and 'Simulation Inactive'.

Menu Item	Shortcut
Undo Edit Bus	Ctrl+Z
Redo	Ctrl+Y
Delete	Del
Clear Red Events	
Copy Ole Image To Clipboard \w save	
Copy Ole View To Clipboard \w save...	
Copy To Clipboard...	
Cut Signals/Text	Ctrl+X
Select All Signals	Ctrl+A
Copy Signals	Ctrl+C
Paste Signals	Ctrl+V
Block Copy Waveforms...	
Edit Clock...	
Insert Clock Cycles...	
Delete Clock Cycles...	
Right Click Delete Mode	
Edit Text...	
(Un)Lock Edges of Selected Signals	



# Editing Signals

## Appending and Inserting



The screenshot shows the WaveFormer Lite software interface. The main window displays a timing diagram for a circuit named "Diagram - untitled1.btim\*". The diagram includes signals: CLK (clock), RESETn (active low reset), LOAD, ENABLE, DATA[15:0] (data bus), and COUNT[15:0]. The DATA[15:0] signal is highlighted in blue and shows a sequence of 'A's. The time scale is set to 180.0ns. A dialog box titled "Block Copy Waveforms" is open over the diagram. The dialog has the following settings:

- Choose the Start, End, Place At units:  Time  Clock Cycles Controlling: [dropdown]
- Start: 0 ns
- End: 220 ns
- Place At: 220 ns
- Insert  Overwrite
- # of Copies: 1
- Change Waveform Destination: DATA [dropdown]
- DATA [dropdown]

Buttons at the bottom of the dialog are OK, Cancel, and Help.





# Editing Signals

## Appending and Inserting



The screenshot shows the WaveFormer Lite interface with a signal diagram titled "Diagram - untitled1.btim\*". The diagram includes signals for CLK, RESETn, LOAD, ENABLE, DATA[15:0], and COUNT[15:0]. The DATA[15:0] signal is highlighted with a blue bar and contains the value "AAAA". A dialog box titled "Block Copy Waveforms" is open in the foreground. The dialog has the following fields and options:


- Choose the Start, End, Place At units:
  - Time  Clock Cycles
  - Controlling: [Dropdown]
- Start: 0 ns
- End: 100 ns
- Place At: 220 ns
- Insert  Overwrite
- # of Copies: 1
- Change Waveform Destination:
  - DATA [Dropdown]
  - DATA [Dropdown]

Buttons at the bottom of the dialog are OK, Cancel, and Help.



# Editing Signals


## Appending and Inserting



# Copying to a Different Signal




## ■ Signal Can Be Copied



# Copying to a Different Signal




## ■ Signal Can Be Copied



# Copying to a Different Signal





## ■ Signal Can Be Copied



# Copying to a Different Signal




## ■ Signal Can Be Copied



# Copying to a Different Signal

## ■ Signal Can Be Copied





Block Copy Waveforms dialog box. The dialog allows copying a waveform block to a different signal. The 'Choose the Start, End, Place At units' section has 'Time' selected. The 'Start' is 0 ns, 'End' is 1100 ns, and 'Place At' is 1100 ns. The 'Change Waveform Destination' section shows a list of signals: WADD, DI, WADD, RADD, and DO. The 'RADD' signal is selected. The '# of Copies' is set to 1. The 'Insert' radio button is selected. The dialog has OK, Cancel, and Help buttons.

# Copying to a Different Signal




## ■ Signal Can Be Copied





# Copying to a Different Signal

## ■ Signal Can Be Copied



Block Copy Waveforms dialog box. The dialog allows copying waveforms to a different signal. The Start time is 0 ns, the End time is 1100 ns, and the Place At time is 0 ns. The destination signal is RADD. The dialog includes options for Insert and Overwrite, and a field for the number of copies (1).

Choose the Start, End, Place At units  
 Time  Clock Cycles Controlling [ ]

Start: 0 ns  
End: 1100 ns  
Place At: 0 ns

Insert  
 Overwrite

# of Copies: 1

Change Waveform Destination  
WADD [RADD]


WADD RADD

OK Cancel Help

# Copying to a Different Signal




## ■ Signal Can Be Copied



# Reactive Test Bench: *Stimulus and Expected Response*




- Draw stimulus waveforms on the input ports of the model under test.
- Draw expected response waveforms on the output ports of the model under test



## ■ Samples Verify MUT Output

- Sample constructs can monitor and perform actions based on the data sampled
- Sample can work at a single point or over a windowed area
- Sample can perform relative to the beginning of the transaction or relative to another event in the diagram.




# Reactive Test Bench: *Control & Looping*



## ■ Markers used for Control & Looping Sections of Transactions

- Specify the end of the transaction
- Create loops using for, while, and repeat loop markers
- Insert HDL code




# Reactive Test Bench: *Variables*




## ■ Variables Parameterize State Values

- Variables can drive values on stimulus waveforms
- Variables can store values on expected waveforms
- Waveform states can be expressed as conditional expressions using variables



## ■ Delays Parameterize Time Values

- Delays represent the time between two edges in the diagram
  - ◆ Specify min and max values
- Delay values can be time or cycle-based
- Conditionally control when edges occur



# Reactive Test Bench: *Help Resources*



## ■ Online Manual:

- Choose Reactive Test Bench Generation Under the Help menu

## ■ PDF Manual:

- Reactive\_testbench\_Generation\_Option.pdf under the Help folder in the SynaptiCAD install directory

## ■ SynaptiCAD's website: [www.syncad.com](http://www.syncad.com)






# Saving Stimulus



## ■ Save Stimulus

### File > Save

- File Name May Contain Name of Top-level Module
- Stimulus Appears on Libero File Manager Tab



# Generating the Testbench


## ■ Select Export from WaveFormer Lite Menu

- WaveFormer Lite Has Many Export Options

- Recommendations

- ◆ VHDL Testbench - Select “VHDL with Top Level Testbench”

- ◆ Verilog Testbench - Select “Verilog with Top Level Testbench”



# Waveform and Testbench

```
Diagram - count8_tbench.btim
Add Signal Add Bus Delay Setup Sample HIGH LOW TRI VAL INVal WHI WLD HEX
Add Clock Add Spacer Hold Text Marker
105.0ns 11.00ns 0ns 50ns 100ns 150ns 200ns 250ns 300ns 350ns
Enable
Aclr
Clock
Q[7:0]

Report - count8_tbench.vhd
-- Generated by WaveFormer Lite Version 9.0u at 13:46:12 on 8/3/2004
-- Stimulator for stimulus

library ieee, std;
use ieee.std_logic_1164.all;
-- Libraries used by Model Under Test.
use IEEE.std_logic_1164.all;
-- End Libraries used by Model Under Test.

entity stimulus is
port (
  Enable : out std_logic := 'Z';
  Aclr : out std_logic := 'Z';
  Clock : out std_logic := 'Z');

signal Enable_driver : std_logic;
signal Aclr_driver : std_logic;
signal Clock_driver : std_logic;
end stimulus;

architecture STIMULATOR of stimulus is
-- Control Signal Declarations
type TStatus is (TB_INIT, TB_ABORT, TB_ONCE, TB_LOOPING, TB_DONE, TB_TIMEOUT, TB_RESTART);
signal tb_status : TStatus;
signal tb_ParameterInitFlag : boolean := false;
```

Stimulus and testbench appear on File Manager tab in Libero

- Project Design Files
  - Block Symbol Files
  - Schematic Files
  - VHDL Package Files
  - HDL Files
    - count8.vhd
  - ACTgen Cores
    - count8.gen
    - count8.log
  - Stimulus Files
    - count8\_tbench.btim ← stimulus
    - count8\_tbench.vhd ← testbench
  - Constraint Files
  - Synthesis Files
  - Physical Synthesis Files
  - Implementation Files

Design Hierarchy File Manager





# ModelSim AE, PE, LE, & SE




	Actel Edition	PE	LE	SE
<b>Operating System</b>	Windows	Windows	Linux	All
<b>Advanced Optimizations</b>	N/A	N/A	N/A	Included
<b>Performance Analyzer</b>	N/A	N/A	N/A	Included
<b>C Debugger</b>	N/A	N/A	N/A	Included
<b>Dataflow Window</b>	N/A	Optional	Included	Included
<b>Waveform Comparison</b>	N/A	Optional	Included	Included
<b>SWIFT</b>	N/A	Optional	Optional	Included
<b>Code Coverage</b>	N/A	Optional	Optional	Included
<b>Stand-Alone Viewer</b>	N/A	Optional	Optional	Included
<b>Assertions (PSL)</b>	N/A	Optional	Optional	Optional
<b>SystemC</b>	N/A	Optional	Optional	Optional




- Same Functionality as ModelSim PE
  - Win NT, Win 2000 or Win XP
    - ◆ Node-Locked
  - VHDL or Verilog
- Reduced Performance
- No Co-simulation (VHDL *and* Verilog) Capability
- Limited to Simulation of Actel's Gate-level Libraries
- Supported through Actel



# ModelSim Default Window Layout



- **Windows Within The Main Window Are Dockable**
  - **Move The “Drag Handle” To The Desired Location**



## ■ Additional Window Features

- **Drag & Drop**
  - ◆ **HDL Items Can Be Dragged from Dataflow, List, Signals, Source, Structure, Variables, and Wave Windows ...**
  - ◆ **... And Dropped into either List or Wave Window**
- **Automatic Window Updating**




# ModelSim Main Window



Menu Bar

Tool Bar (*Break, Run, Cont, Step, and Step Over*)

Design Hierarchy



Status Bar (*current time, delta time step, environment*)

TCL Interpreter

ModelSim> prompt before design is loaded.

VSIM> prompt is displayed after design is loaded




# Workspace Window




## ■ Workspace provides access to:

- Libraries
- Compiled Design Units
- Design Source Files
- Memory Modules




# Objects Window

- Shows Names and Values of HDL Items in Current Region Selected in the Workspace
  - Objects include signals, nets, registers, constants and variables not declared in a process, generics and parameters
- Items Can Be Sorted in Ascending, Descending or Declaration Order
- Hierarchy (+) Expandable
  - VHDL Items - Signals
  - Verilog Items - Nets, Register Variables
  - Named Events
- “Drag & Drop”
  - Wave & List windows
    - ◆ Force Apply Stimulus
    - ◆ Filter Signal Types (input, output etc)
    - ◆ Find HDL Items



- Can Be Un-docked From The MDI Pane Of The Main Window
  - Color-coded Comments, Keywords, Strings, Numbers, Executable Lines, Identifiers, System Tasks, Text
- Full Edit Capability
  - Save, Compile and Restart
- Drag and Drop
- Describe
- Examine



# Wave Window




Multiple Cursors

Virtuals

Drag & Drop

Multiple Panes

Zooming



Simulation Control

Item formatting


Cursor Measurements



# Creating Busses in Wave Window




- Scalar Signals Can Be Combined into Vectors




# Saving Wave Data

- Signals Added to Wave Window Can Be Saved for Future Simulation Runs
  - **File > Save from Wave Window**



Enter file name

- Displays Data Objects That Are Immediately Visible From The Statement That Will Be Executed Next
- Contents Of The Window Change From One Statement To The Next






# DataFlow Window



## Explore physical connectivity of design

- Displays processes, signals, nets and registers
  - Links to Main, Process, Signals, Wave and Source windows
- Find feature allows searching for signal, net or register names




The Wave window shows a list of signals and their values over time. The Signals window shows a list of signals and their current values.

Signal Name	Value
/testbench/CLK	St0
/testbench/RESETn	St1
/testbench/WRn	St1
/testbench/RDn	St1
/testbench/FIFO_DI	11111111
/testbench/FIFO_D...	10000010
/testbench/FIFO_D0	01111010
/testbench/AEn	St1
/testbench/EFn	St1
/testbench/AFn	St0
hch/FFn	St0
hch/RD0n	St0
hch/WR0n	St1
hch/FifoDem...	St0
hch/FifoDem...	St1
hch/FifoDem...	St0
hch/FifoDem...	St0
hch/FifoDem...	Su1
hch/FifoDem...	Su0
hch/FifoDem...	x

Signal Name	Value
D	St0
CLR	St1
CLK	St0
Q	St0
VCC	Su1
GND	Su0
NOTIFY_REG	x



- The ModelSim AE simulator has a limited Dataflow functionality
  - Only one process and it's attached signals or one signal and it's attached processes are displayed



# List Window



- Simulation Results in Tabular Format
  - VHDL - Signals and Process Variables
  - Verilog - Nets and Registers
- “Drag & Drop”
- Find Function
- Trigger / Strobe Properties
- Write List
  - Tabular
  - Event
  - TSSI
- Markers - Add, Delete or Goto

The screenshot shows a window titled 'list' with a menu bar (File, Edit, View, Tools, Window). The main content area displays a list of simulation results in a tabular format. The first column contains time values (48, 50, 54, 60, 66, 72, 78, 84, 90, 96) and a constant '+1'. The second column contains signal names: /testbench/stimulus\_0/AEn, /testbench/stimulus\_0/AFn, /testbench/stimulus\_0/CLK, /testbench/stimulus\_0/CLK\_Duty, and /testbench/stimulus\_0/CLK\_JFall. The third column contains signal values: St0, St1, St1, St0, St1, St1, St0, St1, St0, St1. The fourth column contains numerical values: 50, 50, 50, 50, 50, 50, 50, 50, 50, 50. The fifth and sixth columns contain numerical values: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0. The seventh column contains numerical values: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0.

Time	Signal	Value	Value	Value	Value	Value	
48	+1	St0	St1	St1	50	0	0
50	+0	St0	St1	St1	50	0	0
54	+1	St0	St1	St0	50	0	0
60	+1	St0	St1	St1	50	0	0
66	+1	St0	St1	St0	50	0	0
72	+1	St0	St1	St1	50	0	0
78	+1	St0	St1	St0	50	0	0
84	+1	St0	St1	St1	50	0	0
90	+1	St0	St1	St0	50	0	0
96	+1	St0	St1	St1	50	0	0



# Saving Tabular Output



The screenshot displays a logic analyzer interface with a waveform window and a list window. The waveform window, titled "wave - default", shows a list of signals on the left and their corresponding waveforms on the right. The signals include /testbench/CLK, /testbench/RESETn, /testbench/FIFO\_DI, /testbench/FIFO\_D..., /testbench/FIFO\_D0, /testbench/AEn, /testbench/EFn, /testbench/AFn, /testbench/FFn, /testbench/RD0n, /testbench/WR0n, and /testbench/FifoDem... The waveforms show digital signals with various patterns and timing. A time scale of 150 ns to 1150 ns is visible at the bottom of the waveform window. The list window, titled "list", is currently empty.

Signal	Value
/testbench/CLK	St0
/testbench/RESETn	St1
/testbench/FIFO_DI	11111111
/testbench/FIFO_D...	00011100
/testbench/FIFO_D0	00010110
/testbench/AEn	St1
/testbench/EFn	St1
/testbench/AFn	St0
/testbench/FFn	St1
/testbench/RD0n	St1
/testbench/WR0n	St1
/testbench/FifoDem...	00011100



# Saving Tabular Output

The screenshot shows the 'wave - default' window with a list of signals on the left and a waveform display on the right. A yellow arrow points from the waveform window to the 'list' window, indicating a drag-and-drop action.

Signal Name	Value
/testbench/CLK	S10
/testbench/RESETn	S11
/testbench/FIFO_DI	11111111
/testbench/FIFO_D...	00011100
/testbench/FIFO_DD	00010110
/testbench/AEn	S11
/testbench/EFn	S11
/testbench/AFn	S10
/testbench/FFn	S11
/testbench/RDn	S11
/testbench/WRDn	S11
/testbench/FifoDem...	00011100

# Saving Tabular Output

The screenshot shows the Actel Libero software interface. On the left is a signal list for a testbench, including signals like /testbench/CLK, /testbench/RESETn, /testbench/FIFO\_DI, /testbench/FIFO\_D..., /testbench/FIFO\_DD, /testbench/AEn, /testbench/EFn, /testbench/AFn, /testbench/FFn, /testbench/RDOn, /testbench/WROn, and /testbench/FifoDem... with their respective data values. The main area displays a digital waveform for these signals. A yellow arrow points from the waveform area to a 'list' window in the foreground. The 'list' window contains a table of data points.

ns	delta	/testbench/AEn	/testbench/WROn	/testbench/EFn	/testbench/AFn	/testbench/FFn	/testbench/RDOn	Output
0	+0	StX	StX	StX	StX	StX	StX	xxxxxxxx
7	+0	StX	StX	StX	StX	StX	StX	00000000
11	+0	StX	StX	StX	StX	St1	St1	00000000
12	+0	St0	St0	St1	St1	St1	St1	00000000
139	+0	St0	St0	St1	St1	St1	St0	00000000
146	+0	St0	St0	St1	St1	St1	St0	00000001
	+0	St0	St0	St1	St1	St1	St1	00000001
	+0	St0	St1	St1	St1	St1	St0	00000001
	+0	St0	St1	St1	St1	St1	St0	00000010
	+0	St0	St1	St1	St1	St1	St1	00000010
	+0	St0	St1	St1	St1	St1	St0	00000010
	+0	St0	St1	St1	St1	St1	St1	00000011
223	+0	St0	St1	St1	St1	St1	St1	00000011
247	+0	St0	St1	St1	St1	St1	St0	00000011
254	+0	St0	St1	St1	St1	St1	St0	00000100
259	+0	St0	St1	St1	St1	St1	St1	00000100
283	+0	St0	St1	St1	St1	St1	St0	00000100

# Saving Tabular Output

The screenshot shows the 'wave - default' window with a list of signals and their values. A yellow arrow points from the waveform window to the 'list' window, indicating a drag-and-drop action.

Signal	Value
/testbench/CLK	St0
/testbench/RESETn	St1
/testbench/FIFO_DI	11111111
/testbench/FIFO_D...	00011100
/testbench/FIFO_DO	00010110
/testbench/AEn	St1
/testbench/EFn	St1
/testbench/AFn	St0
/testbench/FFn	St1
/testbench/RDOn	St1
/testbench/WRDn	St1
/testbench/FifoDem...	00011100

150 ns to 1150 ns

200

list

File Edit View Tools Window

Open Dataset...  
Save Dataset >  
Write List >  
Save Format...  
Load Format...  
Close

```
testbench/AEn /testbench/WRDn  
/testbench/EFn /testbench/FifoDemo_0/UDCNT/FIFO_DATA_c  
/testbench/AFn  
/testbench/FFn  
/testbench/RDOn  
  
StX StX StX StX StX StX xxxxxxxx  
StX StX StX StX StX StX 00000000  
StX StX StX StX St1 St1 00000000  
St0 St0 St1 St1 St1 St1 00000000  
St0 St0 St1 St1 St1 St0 00000000  
St0 St0 St1 St1 St1 St0 00000001  
St0 St0 St1 St1 St1 St0 00000001  
St0 St1 St1 St1 St1 St0 00000001  
St0 St1 St1 St1 St1 St0 00000010  
St0 St1 St1 St1 St1 St1 00000010  
St0 St1 St1 St1 St1 St0 00000010  
St0 St1 St1 St1 St1 St0 00000011  
St0 St1 St1 St1 St1 St1 00000011  
St0 St1 St1 St1 St1 St0 00000011  
St0 St1 St1 St1 St1 St0 00000011  
St0 St1 St1 St1 St1 St0 00000100  
St0 St1 St1 St1 St1 St1 00000100  
St0 St1 St1 St1 St1 St0 00000100
```

The screenshot shows the Actel Libero software interface. The main window is titled "wave - default" and displays a waveform viewer with a list of signals on the left. A "list" window is open, showing a list of signals and their values. A "Write List" menu item is highlighted in the "list" window's menu. A yellow arrow points from this menu item to a "Write List" dialog box. The dialog box shows the "Save in:" location as "simulation" and the "File name:" as "list.lst". The "Save as type:" is set to "List Files (\*.lst)".

Signal	Value
/testbench/CLK	St0
/testbench/RESETn	St1
/testbench/FIFO_DI	11111111
/testbench/FIFO_D...	00011100
/testbench/FIFO_DO	00010110
/testbench/AEn	St1
/testbench/EFn	St1
/testbench/AFn	St0
/testbench/FFn	St1
/testbench/RDOn	St1
/testbench/WROn	St1
/testbench/FifoDem...	00011100

150 ns to 1150 ns

200

135 +0  
146 +0  
+0  
18 +0  
223 +0  
247 +0  
254 +0  
259 +0  
283 +0

list

File Edit View Tools Window

Open Dataset...  
Save Dataset  
Write List  
Save Format...  
Load Format...  
Close

Write List

Save in: simulation

History  
Desktop  
My Computer  
My Network Pla...

postlayout  
postsynth  
presynth

File name: list.lst  
Save as type: List Files (\*.lst)

Save  
Cancel



Drag & Drop!




# Advancing Simulation Time

## ■ Three Methods

- At VSIM prompt:
- VSIM 12> run 100 ms
- In Main Window Tool Bar:



- In Wave Window Tool Bar:



# Re-starting Simulation


## ■ Restart to Zero

- Force Restart at VSIM Prompt
- VSIM 12> restart -f
  
- In Main Window Run > Restart or Restart Button
- Displays Restart Dialog



## ■ Keep Current

- Listed Signals
- Waved Signals
- Breakpoints
- Logged Signals
- Virtual Signals



## ■ ModelSim Commands Can Be Saved in Macro File

- The 'do' Command Executes Commands
- Macro File Can Have any Name and Extension

### Syntax:

**do<filename> [<parameter\_value>]**

### Example:

**do run.do**

- This Command Executes File run.do

```
vlib presynth
vmap presynth ./presynth
vcom -93 -work presynth D:/Actelprj/count32/hdl/count32.vhd
vcom -93 -work presynth D:/Actelprj/count32/stimulus/count32.vhd
vsim presynth.testbench
add wave /testbench/*
run 1000ns
```



# Libero Simulation Options



## ■ Simulation Options Can Be Set from Simulation Tab under Options

### ● Results Saved in run.do File

Use Automatic Do File allows Libero to automatically set up the simulation for the user


Include Do file allows Libero to include user-defined script. User can enter name of script file

Select min, typ, max simulation conditions for post-layout simulation

Default resolution based on family choice

**1ps for 500K, APA, 54SXA, AX**  
**1ns for all other families**


Specify simulation run time



# Invoking ModelSim Pre- or Post-Synthesis



- Click “Simulation” Design Flow Window or ...



Libero IDE - C:\Actelprj\libero\_APA\_labs\WHDLSolutions\Top\Top.prj - [Design Flow]

File Edit View Process Options Implementations Window Help

Current implementation: Impl1

Design Entry Tools: ViewDraw

Root : top

- Pre-Synthesis
- Post-Synthesis
- > Post-Layout

Simulation

- Simulation (ModelSim)
- Stimulus (Stimulus Editor)
- Stimulus (WaveFormer Lite)

Designer

- Post-Layout Files
- STAPL File
- Program (FlashPro)

Design Flow

Design Hie... File Manager

Console:

```
The Top project was opened.  
Starting ModelSim simulator for post-layout simulation...  
The Top project was closed.
```

VHDL FAM: PA DIE: APA075 PKG: 208 PQFP



# Associating Stimulus





The screenshot shows the Libero IDE interface. A context menu is open over the 'top (top.vhd)' file in the Design Entry Tools pane. The menu items include: Open HDL file, Check HDL file, Create Symbol, Organize Designer Constraint Files..., Synplify Synthesis, Create Stimulus, Open Stimulus, Organize Stimulus, Run Pre-Synthesis Simulation, Run Post-Synthesis Simulation, Run Post-Layout Simulation, Run Designer, Run Silicon Sculptor, Run FlashPro, and Properties. The 'Organize Stimulus' dialog box is also open, displaying the following text: 'Click to select a stimulus file in the project, and use the Add button to associate the file. Use the Remove button to remove associated files. Use the Up/Down arrow buttons to specify the compilation order for the simulator. The top level module should appear last in the list box.' The dialog box contains two list boxes: 'Stimulus files in the project:' with 'top\_tbench.vhd' listed, and 'Associated files:' which is empty. There are 'Add' and 'Remove' buttons between the list boxes, and 'OK', 'Cancel', and 'Help' buttons at the bottom.



# Pre-Synthesis Simulation



- ModelSim Automatically Compiles Design and Runs Simulation for 1  $\mu$ S
  - (External) Signals from Testbench Automatically Added to Wave Window
  - Additional (Internal) Signals Can Be Added by User




## ■ Capture Design

- **Generate RTL Netlist (VHDL or Verilog)**

OR

- **Create Schematic**

- ◆ **May Include RTL blocks**
- ◆ **Structural VHDL or Verilog Netlist  
Automatically Created before Simulation**




## ■ Create Testbench


- **Use WaveFormer Lite, or Text Editor**

## ■ Associate Stimulus

## ■ Run Pre-Synthesis Simulation









# Invoking Synplicity

- Click “Synthesis” in Design Flow Window or ..



# Synplify Interface



Add constraint files or VHDL packages

Liberio automatically lists files lowest levels first, top last

Change target and result file


Global synthesis constraints

The screenshot shows the Synplify interface with the following components:

- Source Files:** A tree view showing the project structure. The 'vhdl' folder contains several files: [work] proasicplus.vhd, [work] pll.vhd, [work] fifo256x8.vhd, [work] ram256x16.vhd, [work] address\_gen.vhd, [work] find\_min.vhd, [work] top.vhd, and synthesis (top).
- Synthesis Table:** A table listing files and their types:

File	Type
top.areaasr	file
top.srr	log file
top.edn	edif
top.sdf	SDF
top.srm	Gate Netlist
top.srs	RTL Netlist
top.sdc	constraint
top_syn.sdc	constraint
- Global Synthesis Constraints:** A section titled 'Simply Better Results' containing:
  - Frequency (MHz): 40
  - Symbolic FSM Compiler:
  - Resource Sharing:
- Result File:** top.edn
- Target:** Actel PA : APA075 Std, maxfan: 100, maxfan\_hard, report\_path: 4000
- Buttons:** Run, View Log, Cancel
- Status:** Ready ...

- Synplicity Produces an EDIF Netlist
  - <design>.edn
- Libero Automatically Produces Structural VHDL or Verilog Netlist
  - <design>.vhd or <design>.v
  - Results Appear on File Manager Tab under Synthesis Files




# Setting the Target Options



Change

Target

Actel eX : EX64 : Std, maxfan: 14



High fanout = slow, small designs

Low fanout = fast, large designs

Use defaults for first pass

By default, Synplify will insert Actel I/O macros on all the HDL I/O ports.

When synthesizing lower-level blocks, this must be disabled.



- Frequency
- Symbolic FSM Compiler
- Configure HDL Compiler
- Resource Sharing



# Global Frequency



Global clock frequency is applied to all clock domains in the design  
Low value means optimize for area

The screenshot shows the Synplify software interface. The title bar indicates the project path: D:\Actelprj\VHDL\_labs\Solutions\FifoDemo\hdl\FifoDemo.prj \*. The main window displays the Synplify logo and the Synplicity logo with the tagline "Simply Better Results".

**Source Files**

Source Files	Files
D:\Actelprj\VHDL_labs\Solutions\FifoDemo\hdl	hdl
FifoDemo (project)	flatsch.srs
+ constraint	FifoDemo.srm
+ vhdl	FifoDemo.srr
+ hdl (FifoDemo)	FifoDemo_sdc.sdc
	FifoDemo.srs
	FifoDemo.tlg
	fifodemo.sdc

**Result File**  
Change FifoDemo.edn

**Target**  
Change Actel eX : EX128 : Std, maxfan: 14


Run View Log Cancel

**Ready ...**

Frequency (MHz) 0  
Symbolic FSM Compiler   
Resource Sharing



# Symbolic FSM Compiler



When checked, it selects proper encoding for all state machines.

Encoding method can be set on individual state machines with `syn_encoding` directive in the HDL code




# State Machine Encoding (VHDL)



## Options > Configure VHDL Compiler

Sets the default encoding style for enumerated types



Override encoding style on an individual basis using `syn_encoding` directive in constraint editor or the HDL source code


# of states	default encoding
1 - 4	sequential
5 - 24	one-hot
> 24	gray




# Resource Sharing

- When enabled, Synplify performs automatic sharing of operator resources, including adders, subtractors, incrementers, and decrementers.

```
if (s = '0') then
Y <= A + B;
else
Y <= C + D;
end if;
```




Without resource sharing



With resource sharing




# Performing Synthesis



Compile only or check syntax





```
Synplify - [hdl\example2.srr (log)]
File Edit View Project Run HDL Analyst Options Window Help
P [Icons]
00001 Start of Compile
00002 #Mon Jul 29 16:19:14 2002
00003
00004 Synplicity VHDL Compiler, version 7.1, Build 158R, built Apr 18 2002
00005 Copyright (C) 1994-2002, Synplicity Inc. All Rights Reserved
00006
00007 VHDL syntax check successful!
00008
00009 Compiler output is up to date. No re-compile necessary
00010
00011 Synthesizing work.example2.behave_rtl
00012 Post processing for work.example2.behave_rtl
00013 @END
00014 Process took 0.27 seconds realtime, 0.28 seconds cputime
00015 Synplicity Actel Technology Mapper, version 7.1, Build 174R, built Jun 5 2002
00016 Copyright (C) 1994-2002, Synplicity Inc. All Rights Reserved
00017 Setting fanout limit to 14
00018 List of partitions to map:
00019 view:work.example2(behave_rtl)
00020 @N:"d:\actelprj\example_designs\ex_designs\pure_vhdl\example2\hdl\example2.vhd":22:4:22:5|Found co
00021
00022 Added 0 Buffers
00023 Added 0 Cells via replication
00024 -----
00025 Synthesized design as a chip
00026 Resource Usage Report of example2
00027
Note: This timing report estimates place and route data. Please look at the place and route timing report for final t [Line 1 Col 1]
```

## ■ Synplify Log contains Plenty of Valuable Information!

- Warnings and Errors
  - ◆ Double-click and Jump to Code!
- Fanout Limit
- Extraction Information (Found Counter, FSM, Adder, etc.)
- Net Loading
- Logic Buffering and Replication Information
- Resource Usage
- Critical Path Timing Analysis

# Reading the Log File

## Errors


View Log

```
strobe.srr (log)
$ Start of Compile
#Sat Feb 27 08:15:48 1999

Synplify VHDL Compiler, version 5.0.8, built Dec 22 1998
Copyright (C) 1994-1998, Synplicity Inc. All Rights Reserved

@E:"c:\test\design_definition\hdl\vhdl\strobe.vhd":7:0:7:2|Expecting ;
1 error parsing file c:\test\design_definition\hdl\vhdl\strobe.vhd
@END
Process took 0.
```

Double Click!




```
strobe.vhd (vhd)
library ieee;
use ieee.std_logic_1164.all;

entity strobe is
  port(rst, wrt_clk, decode: in std_logic;
        strobe: out std_logic)
end strobe;

architecture behave of strobe is
  type state is (strobe_lo, strobe_hi, waiting);
```

# Constraint Editor



■ Synplify facilitates constraint entry with a spreadsheet-like constraint editor.

■ File->New

■ Select Constraint File (Spreadsheet)

**Select Files of type  
Constraint Files**

■ Press OK

■ Extremely easy to use



# Constraint Editor



The screenshot shows the Synplify software interface. The main window is titled 'Synplify - [C:\Actelprj\Libero2.2\_VHDL\_2day\Solutions\FifoDemo\hdl\FifoDemo\_syn.pr]'. A 'New' dialog box is open, showing 'File Type' options: Text File, Tcl Script, VHDL File, Verilog File, Constraint File (Scope), and Project File (Project). The 'Constraint File (Scope)' option is selected. Below the dialog, the 'File Name', 'File Location', and 'Full Path' fields are visible. The 'Full Path' field contains: C:\Actelprj\Libero2.2\_VHDL\_2day\Solutions\FifoDe... A 'Run' button is visible with the text 'Ready' next to it.

The 'Clocks' table in the constraint editor is shown below:

	Enabled	Clock	Frequency (MHz)	Period (ns)	Clock Group	Rise At (ns)	Fall At (ns)	Duty Cycle (%)	Route (ns)	Vir Cl
1	<input checked="" type="checkbox"/>									
2	<input checked="" type="checkbox"/>									
3	<input checked="" type="checkbox"/>									
4	<input checked="" type="checkbox"/>									
5	<input checked="" type="checkbox"/>									
6	<input checked="" type="checkbox"/>									
7	<input checked="" type="checkbox"/>									
8	<input checked="" type="checkbox"/>									
9	<input checked="" type="checkbox"/>									
10	<input checked="" type="checkbox"/>									
11	<input checked="" type="checkbox"/>									
12	<input checked="" type="checkbox"/>									
13	<input checked="" type="checkbox"/>									
14	<input checked="" type="checkbox"/>									
15	<input checked="" type="checkbox"/>									
16	<input checked="" type="checkbox"/>									
17	<input checked="" type="checkbox"/>									
18	<input checked="" type="checkbox"/>									
19	<input checked="" type="checkbox"/>									
20	<input checked="" type="checkbox"/>									



# Constraint Editor (Cont.)



The screenshot displays two windows of the Synplify Constraint Editor. The top window shows the 'Clocks' sheet with a table of clock constraints. The bottom window shows the 'Inputs/Outputs' sheet with a table of port constraints.

Enabled	Clock	Frequency (MHz)	Period (ns)	Clock Group	Rise At (ns)	Fall At (ns)	Duty Cycle (%)	Route (ns)	Vir Cl
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									
<input checked="" type="checkbox"/>									

Enabled	Port	Type	Clock Edge	Value (ns)	Route (ns)	Comment
<input type="checkbox"/>	<input default>	input_delay				
<input type="checkbox"/>	<output default>	output_delay				
<input type="checkbox"/>	AEn	output_delay				
<input type="checkbox"/>	AFn	output_delay				
<input type="checkbox"/>	EFn	output_delay				
<input type="checkbox"/>	FFn	output_delay				
<input type="checkbox"/>	FIFO_DATA[7:0]	output_delay				
<input type="checkbox"/>	FIFO_DI[7:0]	input_delay				
<input type="checkbox"/>	FIFO_DO[7:0]	output_delay				
<input checked="" type="checkbox"/>	RDn	input_delay		2.00		
<input type="checkbox"/>	RDOn	output_delay				
<input type="checkbox"/>	RESETn	input_delay				
<input checked="" type="checkbox"/>	VWRn	input_delay		2.00		
<input type="checkbox"/>	VWROn	output_delay				
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						
<input checked="" type="checkbox"/>						

- Constraint Editor supports a Drag and Drop interface.
- There are sheets for entering:
  - Clock Frequency or Period
  - Clock to Clock timing
  - Input/Output Constraints
  - Registers Constraints
  - Multi-Cycle Paths
  - False Paths
  - Attributes





# Constraint Editor (Cont.)



The image displays three overlapping screenshots of the Synplify Constraint Editor interface, showing different constraint tables. Each window has a menu bar (File, Edit, View, Project, Run, HDL Analyst, Format, Options, Window, Help) and a toolbar with various icons.

**Top-left screenshot: Register constraint table**

	Enabled	Register
1	<input checked="" type="checkbox"/>	
2	<input checked="" type="checkbox"/>	
3	<input checked="" type="checkbox"/>	
4	<input checked="" type="checkbox"/>	
5	<input checked="" type="checkbox"/>	
6	<input checked="" type="checkbox"/>	
7	<input checked="" type="checkbox"/>	
8	<input checked="" type="checkbox"/>	
9	<input checked="" type="checkbox"/>	
10	<input checked="" type="checkbox"/>	
11	<input checked="" type="checkbox"/>	
12	<input checked="" type="checkbox"/>	
13	<input checked="" type="checkbox"/>	
14	<input checked="" type="checkbox"/>	
15	<input checked="" type="checkbox"/>	
16	<input checked="" type="checkbox"/>	
17	<input checked="" type="checkbox"/>	
18	<input checked="" type="checkbox"/>	
19	<input checked="" type="checkbox"/>	
20	<input checked="" type="checkbox"/>	

**Middle screenshot: Multi-Cycle Path constraint table**

	Enabled	From	To	Through	Cycles	Comment
1	<input checked="" type="checkbox"/>					
2	<input checked="" type="checkbox"/>					
3	<input checked="" type="checkbox"/>					
4	<input checked="" type="checkbox"/>					
5	<input checked="" type="checkbox"/>					
6	<input checked="" type="checkbox"/>					
7	<input checked="" type="checkbox"/>					
8	<input checked="" type="checkbox"/>					
9	<input checked="" type="checkbox"/>					
10	<input checked="" type="checkbox"/>					
11	<input checked="" type="checkbox"/>					
12	<input checked="" type="checkbox"/>					
13	<input checked="" type="checkbox"/>					
14	<input checked="" type="checkbox"/>					
15	<input checked="" type="checkbox"/>					
16	<input checked="" type="checkbox"/>					
17	<input checked="" type="checkbox"/>					
18	<input checked="" type="checkbox"/>					
19	<input checked="" type="checkbox"/>					
20	<input checked="" type="checkbox"/>					

**Bottom-right screenshot: False Paths constraint table**

	Enabled	From	To	Through	Comment
1	<input checked="" type="checkbox"/>				
2	<input checked="" type="checkbox"/>				
3	<input checked="" type="checkbox"/>				
4	<input checked="" type="checkbox"/>				
5	<input checked="" type="checkbox"/>				
6	<input checked="" type="checkbox"/>				
7	<input checked="" type="checkbox"/>				
8	<input checked="" type="checkbox"/>				
9	<input checked="" type="checkbox"/>				
10	<input checked="" type="checkbox"/>				
11	<input checked="" type="checkbox"/>				
12	<input checked="" type="checkbox"/>				
13	<input checked="" type="checkbox"/>				
14	<input checked="" type="checkbox"/>				
15	<input checked="" type="checkbox"/>				
16	<input checked="" type="checkbox"/>				
17	<input checked="" type="checkbox"/>				
18	<input checked="" type="checkbox"/>				
19	<input checked="" type="checkbox"/>				
20	<input checked="" type="checkbox"/>				

# Constraint Editor (Cont.)



The screenshot displays three overlapping windows of the Synplify Constraint Editor. The top window shows a table of constraints with columns: Enabled, Object Type, Object, Attribute, Value, Val Type, and Description. The middle window shows a table of clock constraints with columns: Enabled, Clock, Frequency (MHz), Period (ns), Clock Group, Rise At (ns), Fall At (ns), Duty Cycle (%), Route (ns), and Vir. Cl. The bottom window shows a menu with 'RTL' selected, and a sub-menu with 'Hierarchical View' and 'Flattened View' options.

Enabled	Object Type	Object	Attribute	Value	Val Type	Descrip
1	<input checked="" type="checkbox"/>	fsm	testfiro18.test_state[0:3]	syn_encoding	gray	string FSM encoding (onehot, s
2	<input checked="" type="checkbox"/>					
3	<input checked="" type="checkbox"/>					
4	<input checked="" type="checkbox"/>					
5	<input checked="" type="checkbox"/>					
6	<input checked="" type="checkbox"/>					
7	<input checked="" type="checkbox"/>					
8	<input checked="" type="checkbox"/>					
9	<input checked="" type="checkbox"/>					
10	<input checked="" type="checkbox"/>					
11	<input checked="" type="checkbox"/>					
12	<input checked="" type="checkbox"/>					
13	<input checked="" type="checkbox"/>					
14	<input checked="" type="checkbox"/>					
15	<input checked="" type="checkbox"/>					
16	<input checked="" type="checkbox"/>					
17	<input checked="" type="checkbox"/>					
18	<input checked="" type="checkbox"/>					
19	<input checked="" type="checkbox"/>					
20	<input checked="" type="checkbox"/>					

Enabled	Clock	Frequency (MHz)	Period (ns)	Clock Group	Rise At (ns)	Fall At (ns)	Duty Cycle (%)	Route (ns)	Vir. Cl
1	<input checked="" type="checkbox"/>								
2	<input checked="" type="checkbox"/>								
3	<input checked="" type="checkbox"/>								
4	<input checked="" type="checkbox"/>								
5	<input checked="" type="checkbox"/>								
6	<input checked="" type="checkbox"/>								
7	<input checked="" type="checkbox"/>								
8	<input checked="" type="checkbox"/>								
9	<input checked="" type="checkbox"/>								
10	<input checked="" type="checkbox"/>								
11	<input checked="" type="checkbox"/>								
12	<input checked="" type="checkbox"/>								
13	<input checked="" type="checkbox"/>								
14	<input checked="" type="checkbox"/>								
15	<input checked="" type="checkbox"/>								
16	<input checked="" type="checkbox"/>								
17	<input checked="" type="checkbox"/>								
18	<input checked="" type="checkbox"/>								
19	<input checked="" type="checkbox"/>								
20	<input checked="" type="checkbox"/>								

# Constraint Editor (Cont.)



The screenshot displays the Synplify software interface. The main window shows a project tree with the following items:

- Instances (7)
- Ports (13)
- Nets (19)
- Clock Tree

A 'Window' menu is open, showing the following options:

- Cascade
- Tile Horizontally
- Tile Vertically
- Arrange Icons
- Close All
- <no project loaded>

A separate window titled 'FifoDemo.sdc (constraint File)' is open, showing a table for defining clock constraints:

	Enabled	Clock	Frequency (MHz)	Period (ns)	Clock Group	Rise At (ns)	Fall At (ns)	Duty Cycle (%)	Route (ns)
1	<input checked="" type="checkbox"/>								
2	<input checked="" type="checkbox"/>								
3	<input checked="" type="checkbox"/>								
4	<input checked="" type="checkbox"/>								
5	<input checked="" type="checkbox"/>								
6	<input checked="" type="checkbox"/>								
7	<input checked="" type="checkbox"/>								

The table has tabs for 'Clocks', 'Inputs/Outputs', 'Registers', 'Multi-Cycle Paths', 'False Paths', 'Attributes', and 'Other'. The 'Clocks' tab is currently selected.

# Synplicity Directives and Attributes



- Let You Direct Analysis, Optimization, and Mapping of Design during Synthesis
- Attributes Control *Mapping* Optimizations
  - Attributes Can Be Entered in either .sdc Constraint File or HDL Source Code
    - ◆ Synplify Supports Limited Number of Attributes that Can Be Entered in Attribute Pane of the SCOPE Editor
    - ◆ *Most* Attributes Are Entered in your VHDL or Verilog Code
- Directives Control *Compiler* Optimizations
  - Directives *Must* Be Entered in HDL Source Code

- Keeps Net from Being Collapsed in Designer (Back-end) Tools
  - Must also Add `syn_keep` to Ensure Synplicity Retains Net
  - Synplicity Adds `a1spreserve` Attribute to EDIF Netlist



## ■ Verilog Syntax

```
object /* synthesis alspreserve = 1 */ ;
```

### ● Example:

```
module foo ( in, out);  
  input [6:0] in;  output out;  wire out;  
  wire or_out1 /* synthesis syn_keep=1 alspreserve=1 */;  
  wire and_out1;  wire and_out2;  
  wire and_out3 /* synthesis syn_keep=1 alspreserve=1 */;
```

## ■ VHDL Syntax

```
attribute alspreserve of object : signal is true ;
```

### ● Example:

```
architecture comb of foo is  
  signal and_out1, and_out2, and_out3, or_out1 : std_logic;  
  
  attribute syn_keep of and_out3 : signal is true;  
  attribute syn_keep of or_out1 : signal is true;  
  attribute alspreserve: boolean;  
  attribute alspreserve of and_out3 : signal is true;  
  attribute alspreserve of or_out1 : signal is true;
```






# syn\_radhardlevel

## Actel Antifuse FPGA Specific Attribute



- Sets Register Model for Module, Architecture or Registers
- Often Used for Radiation-Hardened Designs
- **syn\_radhardlevel <string value>**
  - **cc** - Use Combinational Cells to Implement Storage Elements
  - **tmr** - Use Triple-Module Redundancy to Implement Registers
  - **tmr\_cc** - Use Triple-Module Redundancy where Storage Element Is Composed of Combinational Cells
  - **none** - Use Standard Registers






# syn\_radhardlevel Example (cont.)



SCOPE attribute tab:


	Enabled	Object Type	Object	Attribute	Value	Val Type	Descrip
1	<input checked="" type="checkbox"/>		v:work.registers	syn_radhardlevel	none		
2	<input checked="" type="checkbox"/>	register	iqA	syn_radhardlevel	cc	string	Radiation-hardened imple
3	<input checked="" type="checkbox"/>						
4	<input type="checkbox"/>						

Source files:



use C-module flip-flop for qA


Add to infer C-module flip-flops



- Sets Encoding Style for State Machines
  - Overrides Default Style
- Default Style - Compiler Selects Encoding Style Based on Number of States as Follows:
  - 1 - 4 States: Sequential
  - 5 - 24 States: One-hot
  - > 24 States: Gray
- `syn_encoding` Can Have the Following Values:
  - onehot
  - gray
  - sequential
  - safe

- Controls Maximum Fanout of Instance, Net, or Port
- Limit Specified by this Attribute May Be Treated as Hard or Soft Depending on Where It Was Specified
  - **Soft Limit May Not Be Honored if it Degrades Performance**
- You Can Apply `syn_maxfan` Attribute to Module, Register, Instance, Port, or Net
  - ◆ **For ProASIC and APA Designs Only – You Can also Apply to Module or Entity**

## ■ SCOPE Constraint Editor Usage



	Object	Attribute	Value	Val Type
1	dst1_n	syn_maxfan	100	
2	dst2_n	syn_maxfan	100	

## ■ SDC File Syntax

```
define_attribute { object } syn_maxfan { integer }
```

- Example – Limit Fanout for Signal `clk` to 200:

```
• • •  
define_attribute {clk} syn_maxfan {200}  
• • •
```

## ■ Verilog Syntax

```
object /* synthesis syn_maxfan = "value" */ ;
```

### ● Example:

```
module test (registered_data_out, clock, reset, data_in);  
output [31:0] registered_data_out; input clock, reset;  
input [31:0] data_in;  
input reset /* synthesis syn_maxfan=1000 */;  
// Other code
```

## ■ VHDL Syntax

```
attribute syn_maxfan of object : object_type is "value" ;
```

### ● Example:

```
entity test is  
    port(clock, reset : in bit;  
          data_in : in bit_vector(31 downto 0);  
          registered_data_out: out bit_vector(31 downto 0))  
attribute syn_maxfan : integer;  
attribute syn_maxfan of reset : signal is 1000;  
-- Other code
```




## ■ Prevents Replication of Register

- `assign syn_replicate = 0` Turns Off Register Replication
- Cannot Force Tool to Replicate
- Works along with `max_fanout` Value
- Only Supported on Individual Register

## ■ When Will Synplify Replicate or Buffer?

- Generally Flip-flops Are Replicated to Achieve Fan-out Control
- For Combinatorial Cells, Buffers Are Added

## ■ SCOPE Constraint Editor Usage



	Object	Attribute	Value	Val Type
1	dstl1_n	syn_replicate	0	
2	dstl2_n	syn_replicate	1	

## ■ SDC File Syntax

1 enables replication  
0 disables replication

```
define_global_attribute syn_replicate = { 1 | 0 }
```

**Example - Disables All Replication in Design:**

```
• • •  
define_global_attribute syn_replicate {0}  
• • •
```

# syn\_replicate Usage (cont.)



## ■ Verilog Syntax

0 disables replication

```
object /* synthesis syn_replicate = 1 | 0 */;
```

### ● Example:

```
module norep (Reset, Clk, Drive, OK, ADPad, IPad, ADOut);  
  
    . . .  
    reg [31:0] IPad;  
    reg DriveA /* synthesis syn_replicate = 0 */;  
    assign ADPad = DriveA ? ADOut : 32'bz;  
    always @(posedge Clk or negedge Reset)  
        if (!Reset) begin  
            DriveA <= 0;  
            IPad    <= 0; end  
        else begin  
            DriveA <= Drive & OK;  
            IPad    <= ADPad; end  
    endmodule
```





## ■ VHDL Syntax

false disables replication

```
attribute syn_replicate of object : object_type is  
    true | false ;
```

### ● Example:

```
entity norep is port (  
    Reset : in std_logic;  
    Clk : in std_logic;  
    Drive : in std_logic;  
    OK : in std_logic;  
    ADPad : inout std_logic_vector (31 downto 0);  
    IPad : out std_logic_vector (31 downto 0);  
    ADOut : in std_logic_vector (31 downto 0));  
  
end norep;  
architecture archnorep of norep is  
    signal DriveA : std_logic;  
    attribute syn_replicate : boolean;  
    attribute syn_replicate of DriveA : signal is false;  
  
begin  
  
    -- Other code
```



- Enables/Disables Resource Sharing of Operators inside Module during Synthesis
  - By Default, Directive Is *Enabled* (Value 1 for Verilog, true for VHDL).
  - If Resource Sharing Check Box in Project View is Disabled, You Can Still Enable Resource Sharing Using `syn_sharing` Directive

## ■ Verilog Syntax

```
object /* synthesis syn_sharing = 1 | 0 */ ;
```

### ● Example:

```
module my_design(out,in,clk_in) /* synthesis syn_sharing=0 */;  
  
// Other code
```

## ■ VHDL Syntax

```
attribute syn_sharing of object : object_type is " true | false";
```

**object can be architecture name**

### ● Example:

```
entity alu is  
    port ( a, b : in std_logic_vector (7 downto 0);  
          . . . );  
end alu;  
architecture behave of alu is  
    -- Turn on resource sharing for the architecture.  
    attribute syn_sharing of behave : architecture is "true";  
begin  
    -- Other code
```



# syn\_noclockbuf Synthesis Attribute



## ■ Selects/Deselects Automatic Clock Buffering

- Value of '1' (or Boolean TRUE) Turns OFF Automatic Clock Buffering
- You Can Apply syn\_noclockbuf Attribute to Module, Register, Instance, Port, or Net

## ■ Synplicity SCOPE Constraint Editor Usage

	Object	Attribute	Value	Val Type
1	clk_in1	syn_noclockbuf	1	
2	clk_in2	syn_noclockbuf	0	



### ■ Verilog Syntax

```
object /* synthesis syn_noclockbuf = "value" */ ;
```

#### ● Example:

```
module test (registered_data_out, clock, reset, data_in);  
output [31:0] registered_data_out; input clock;  
input [31:0] data_in;  
input reset /* synthesis syn_noclockbuf=1 */;  
// Other code
```

### ■ VHDL Syntax

```
attribute syn_noclockbuf of object : object_type is "value" ;
```

#### ● Example:

```
entity test is  
    port(clock, reset : in bit;  
          data_in : in bit_vector(31 downto 0);  
          registered_data_out: out bit_vector(31 downto 0))  
attribute syn_noclockbuf : boolean;  
attribute syn_noclockbuf of reset : signal is true;  
-- Other code
```



# syn\_insert\_buffer

## Synthesis Attribute



### ■ Directs Synplify To Infer Specific Pads

- No Instantiation Required
- Simple To Use: SCOPE, VHDL Or Verilog
- Can Operate On Top Level INPUT Ports Only
- Can Infer All INPUT And Global PADS
- Not Documented in Help, SCOPE Menu Drop Down

### ■ Synplicity SCOPE Constraint Editor Usage

DDR\_16\_syn.sdc (constraint File)

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description
1	<input checked="" type="checkbox"/>		clk250	syn_insert_buffer	CLKBUF_GTL25		
2	<input checked="" type="checkbox"/>						
3	<input checked="" type="checkbox"/>						
4	<input checked="" type="checkbox"/>						
5	<input checked="" type="checkbox"/>						
6	<input checked="" type="checkbox"/>						

Navigation: Clocks | Clock to Clock | Inputs/Outputs | Registers | Multi-Cycle Paths | False Paths | Max Delay Paths | Attributes



### ■ Verilog Syntax

object /\* synthesis syn\_insert\_buffer = <name> \*/;

#### ● Example:

```
module design1 (clk250, . . .);  
input clk250 /*synthesis syn_insert_buffer = "CLKBUF_GTL25"*/;  
output . . .;
```

### ■ VHDL Syntax

attribute syn\_insert\_buffer of object : signal is <name>;

#### ● Example:

```
entity design1 is  
port ( clk250: in std_logic;  
      . . .);  
attribute syn_insert_buffer : string;  
attribute syn_insert_buffer of clk250 : signal is "CLKBUF_GTL25";  
end design1;
```



# syn\_global\_buffers

## Synthesis Attribute (ProASIC3E)



- Specifies The Number Of Global Buffers To Be Used
  - Use This Attribute To Restrict The Number Of Global Buffer Resources Used by Synplicity
  - Attribute Is Applied Globally On The Top-level Module Or Entity
  - Value Can Be Any Integer Between 6 And 18
- Synplicity SCOPE Constraint Editor Usage

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description
1	<input checked="" type="checkbox"/>		v:work.DDR_16	syn_global_buffers	8		
2	<input checked="" type="checkbox"/>						
3	<input checked="" type="checkbox"/>						
4	<input checked="" type="checkbox"/>						
5	<input checked="" type="checkbox"/>						
6	<input checked="" type="checkbox"/>						





### ■ Verilog Syntax

object /\* synthesis syn\_global\_buffers = <maximum> \*/;

#### ● Example:

```
module top (clk1, clk2, clk3, clk4, clk5, clk6,
           clk7, clk8, clk9, clk10, clk11, clk12, clk13, clk14, clk15,
           d1, d2, d3, d4, d5, q1, q2, reset)
/* synthesis syn_global_buffers = 10 */;
```

### ■ VHDL Syntax

attribute syn\_global\_buffers of object : object\_type is <maximum>;

#### ● Example:

```
entity top is
  port(
    . . .
  );
end top;

architecture behave of top is
  attribute syn_global_buffers : integer;
  attribute syn_global_buffers of behave : architecture is 10;
```



# Actel Attribute and Directive Summary



NAME	TYPE	VALUE	DESCRIPTION
<b>alspreserve</b>	A	Boolean	Prevents a net from being removed during Place and Route
<b>syn_encoding</b>	A	sequential, onehot, gray, safe	Specifies encoding style for state machines
<b>syn_keep</b>	D	1/0 true / false	Prevents an internal signal from being removed during synthesis and optimization
<b>syn_maxfan</b>	A	integer	Controls the maximum fanout of an instance, net or port
<b>syn_noclockbuf</b>	A	1/0 true / false	Disables automatic insertion of clock buffers
<b>syn_radhardlevel</b>	A	string	Specifies register design technique to apply to a module, architecture or instance
<b>syn_replicate</b>	A	1/0	Disables register replication
<b>syn_sharing</b>	D	1/0 true / false	Enables / disables the resource sharing operators inside a module during synthesis
<b>syn_insert_buffer</b>	A	1/0 true / false	Directs Synplify to use specific I/O pads
<b>syn_global_buffers</b>	A	integer	Specifies the number of global buffers to be used in a ProASIC3\E design



- **Synplify for Actel Is Equivalent to Synplicity's Synplify Product.**
  - **Included in Libero Gold**
  - **Limited to Actel Products Only**
  
- **Synplify Pro AE has Additional Features**
  - **Included in Libero Platinum**
  - **Limited to Actel products only**




# Synplify® AE and Synplify Pro® Features Comparison



Synthesis options within Libero IDE		
Synplify Feature	Synplify AE <sup>1</sup>	Synplify Pro AE <sup>3</sup>
Synplicity's Proprietary Behaviour Extracting Synthesis Technology (BEST™) Algorithms	◆	◆
Integrated Module Generation and Mapping	◆	◆
SCOPE Multi-Level Design Constraints	◆	◆
Comprehensive Language Support	◆	◆
Language-Sensitive Editor	◆	◆
Intuitive Use Model with Intelligent Defaults	◆	◆
Direct Synthesis Technology	◆	◆
Third Party Tool Integration	◆	◆
Advanced Register Detection	◆	◆
Hierarchy Browser Display	◆	◆
Tcl Scripting	◆	◆
HDL Analyst® Solution	2	◆
Netlist Hierarchy	◆	◆
Actel Device Support	All Devices	All Devices
Multi-Point™ Synthesis	-	◆
Retiming/register balancing	-	◆
FSM Explorer	-	◆
Graphical State Machine Viewer	-	◆
Probe Point Creation	-	◆
Generic Cross-Probing of Critical Paths	-	◆
Gated Clock Conversion	-	◆
Multiple Implementations	-	◆






## ■ Synplicity Has Complete On-line Manual

- Invoked from Help Pulldown or by Pressing F1



# Post-Synthesis Simulation




## ■ Steps:

- **Synthesize Design with Synplicity**
  - ◆ **Generate EDIF Netlist from Synplicity**
  - ◆ **Libero Automatically Creates Structural VHDL or Verilog Netlist**
- **Run Post-synthesis Simulation on Structural Netlist**



# Post-Synthesis Simulation

- Click on “Simulation” in Design Flow window or...








# Post-Synthesis Simulation



- ModelSim automatically compiles structural netlist exported from Designer
  - Runs simulation for 1 uS
  - Structural library mapping handled by Libero
  - Pre-compiled libraries do not require compiling prior to simulation



# Place and Route



A blue-tinted background image of a microchip die, showing a grid of circuitry and various components.

Designer

The Actel logo, featuring a red square with a white diagonal line to the left of the word "Actel" in a bold, blue, sans-serif font.

**Actel**


# Open Design for Place & Route



- Click on “Place & Route” in Design Flow Window or...

The screenshot shows the Libero IDE Design Flow window. A right-click context menu is open over the 'Place & Route' stage, with 'Run Designer' highlighted. A starburst graphic with the text 'Right Mouse Click!' points to the 'Place & Route' icon. Another starburst graphic with the text 'Double Click!' points to the 'Post-Synthesis Files' icon. The Design Flow window includes stages for Synthesis (Synplify), Simulation (Stimulus Editor, WaveFormer Lite), and Programming (FlashPro, Silicon Sculptor). The status bar at the bottom shows 'Run Designer' and design parameters: VHDL, FAM: PA, DIE: APA075, PKG: 208 PQFP.

# Designer Interface



- Designer Provides Graphical Flow Manager to Lead Designer through Design Flow
- Completed Tasks Highlighted
- Design Flow Steps Listed at Top
- User Tools Grouped Below

Designer Error Manager Tabs (same as Libero)




# Designer TCL Script Support




## Industry-standard Language

- **Tool Command Language**
- Launch Multiple Tools from Single Script
- Launch Multiple Design Runs



# Running Scripts within Designer

- In File Menu, Click Execute Script File
  - Displays Execute Script Dialog Box



Enter name of script file

Enter arguments to be passed to script file

Click Run to execute script

Tcl Scripts can be Executed from the Command Line:


**Example:**

**d:\Libero\Designer\bin\designer script:my\_script**

- Designer Can Export Tcl Script File that Contains Commands Executed in Current Session
- Exported Tcl Script can be used to ...
  - ... **re-Execute Same Commands Interactively or in Batch**
  - ... **Become More Familiar with Tcl Syntax**



# Importing Source Files



Multiple files can be imported at the same time


Libero sends Netlist and Constraint files to Designer Automatically

Import File types:

File Type	Extension
EDIF	*.ed*
VHDL	*.vhd
Verilog	*.v
Actel ADL Netlist	*.adl
Criticality	*.crt
Timing Constraint File	*.sdc
ProASIC Constraint File	*.gcf
Physical Design Constraint File	*.pdc



# Importing Auxiliary Files



Optional step to import pin files, timing constraints, etc.

Import Auxiliary files after compile completes

Import File types:

File Type	Extension
Criticality	*.crt
PIN	*.pin
SDC	*.sdc
Physical Design Constraint	*.pdc
Value Change Dump	*.vcd
Switching Activity Intermediate File/Format	*.saif
Design Constraint File	*.dcf

# Entering Constraints in Designer



- **Option 1 - Import Files in Designer**
  - **Source or Auxiliary Files**
- **Option 2 - Import Files in TCL Script**
- **Option 3 - Set All Constraints Directly in Designer**
  - **Physical - PinEdit**
  - **Timing – SmartTime or Timer**



## ■ Physical



- **Pin Locations**
  - ◆ SX-A, SX-S - .pin File
  - ◆ APA - .gcf File
  - ◆ Axcelerator, ProASIC3/E - .pdc File
- **All I/O Attributes**
  - ◆ Axcelerator, ProASIC3/E - .pdc File

## ■ Timing

- **All Constraints**
  - ◆ All FPGA families – .sdc File



# Designer File Auditing



- Designer Audits Source Files to Ensure Imported Files Are Current
  - All Imported Source Files Are Date- and Time-stamped
  - Designer Notifies You if File Is Changed
- Audit Settings Can Be Changed (File > Audit Settings)
  - Enable / Disable Auditing
  - Move File to New Location
  - Associate File with Current Date and Time



# Importing Files into Designer

## *Summary*




### ■ Import the Following Source Files

- EDIF, VHDL, Verilog Netlists
- PDC, SDC, and GCF Files
- Source Files Are Audited per User Settings

### ■ Import the Following Auxiliary Files

- DCF, SDC, PDC, VCD, and SAIF Files





Reads Netlist

Compiles Design into Actel Database (ADB) File

Runs Combiner


Performs Design Rule Checking

Checks for Netlist Errors (Bad Connections and Fanout Problems)

Removes Unused Logic (gobble)

Verifies that Design fits into Selected Device





Junction Temperature			
Range	Best	Typical	Worst
COM	0	25	70

Voltage			
Range	Best	Typical	Worst
COM	1.575	1.5	1.425
	I/O Best	I/O Typical	I/O Worst
	0	0	0

## Select:

- Die
- Package
- Speed Grade
- Die Voltage

## Select Restrict Pin Usage

- Reserve JTAG Pins
- Reserve ActionProbe Pins

## Select Ambient Temperature

- Commercial (0 - 70°C)
- Industrial (-40 - 85°C)
- Military (-55 - 125°C)
- Custom

## Select Voltage Range





TM15

# ProASIC<sup>PLUS</sup> Netlist Optimization



**Slide 280**

---

**TM15**

**Add slides on ProASIC3 combining**

mccarthyim, 9/8/2006

# Netlist Optimization Constraints

## *ProASIC<sup>PLUS</sup> Designs*



- Attempts to Remove All Cells from Netlist that Have No Effect on Circuit's Functional Behavior
  - Reduces Overall Size of Design
  - Produces Faster Place and Route Times
  - Takes Advantage of Inverted Inputs of Logic Tiles
- By Default *All* Optimizations Are Performed on Netlist
- Original Netlist Preserved
  - Removed Cells Back-annotated with 0ns Delay in SmartTime




- ***buffer*** - Removes All Buffers Provided Maximum Fanout Not Exceeded
- ***inverter*** - Removes All Inverters Provided Maximum Fanout Not Exceeded
- ***clocktree*** - Removes All Inverters and Buffers in Nets Connected to Clock Inputs on All Flip-Flop Cell Types
- ***resettree*** - Removes All Inverters and Buffers in Nets Connected to Reset Inputs on All Flip-Flop Cell Types
- ***const*** - Replaces All Logical Elements with One or More Constant Inputs (Connected to Logical “1” or “0”) by Simplified Logic Function
  - ◆ If Replacement Logic Function Is Inverter or Buffer, that Element Is Removed
- ***dangling*** - Recursively Removes All Cells Driving Unconnected Nets

## ■ Import Log Written after Compile Step in Designer

- Created under <name>.dtf directory

## ■ What it Reveals

- Promoted Globals
- Distribution of Fanout
- Device Utilization (RAMs, PLLs, IOs, Global Routes, Logic)
- Internal and External Nets (Min, Average and Max fanout)
- High Fanout Net Candidates to be Mapped to Spines
- Internal Clocks



• • •

Compile Output:

NOTE [removed\_pwr\_gnd\_cells]:

Removed 2 power/ground cells from the design.

} Removed cells

Optimizing Netlist.

Promoting nets to globals.

Following nets are possible candidates for Globals/Spines :

<u>Fanout</u>	<u>Type</u>	<u>Driver</u>	<u>Name</u>
48	CLK_NET	CLK_pad/MUXTILE	CLK_c
48	SET/RESET_NET	RESET_pad/MUXTILE	RESET_c

Following nets are assigned to global resources:

<u>Fanout</u>	<u>Name</u>
48	CLK_c
48	RESET_c

} Nets assigned to global resources

• • •



# Designer Import Log (cont.)



• • •

## Importer Summary

=====

Part-Package: APA075-PQ208

Core Slots: 3072

RAM/FIFO Slots: 12

I/O Slots: 158 (Globals: 4) (PLLs: 2)

Core Cells: 493 --> Usage: 16.0 percent

RAM/FIFO Cells: 9 --> Usage: 75.0 percent

I/Os: 14 --> Usage: 9.0 percent

PLLs: 1 --> Usage: 50.0 percent

Actual number of tiles used

• • •

Nets	Count	Average Fanout	Max. Fanout
------	-------	----------------	-------------

Global	2	48.0	48
--------	---	------	----

External	18	2.9	20
----------	----	-----	----

Internal	113	1.9	16
----------	-----	-----	----

Total	133	2.7	48
-------	-----	-----	----

} Net statistics

• • •





# Identifying Removed Cells

## Flash Designs



**While Compile or Layout Is Running, Temporary File Named `deleted_blocks` Is Created under `<name>.dtf` Directory**

- ◆ Lists All Deleted Cells
- ◆ This File Automatically Removed after Layout Is Finished
  - ▶ *Save File before Layout Completes or Run Place Option without Route*





# Netlist Optimization Example

## Flash Designs




```
-- example to test APA optimization
library ieee;
use ieee.std_logic_1164.all;
entity test is
    port (A, B, presetn, resetn, clk: in std_logic;
          out1, out2, Q1, Q2: out std_logic);
end test;


architecture RTL of test is
begin
    process (clk, resetn)
    begin
        if (resetn = '0') then Q1 <= '0';
        elsif (clk 'event and clk = '0') then Q1 <= A;
        end if;
    end process;

    process (clk, resetn, presetn)
    begin
        if (resetn = '0') then Q2 <= '0';
        elsif (presetn = '0') then Q2 <= '1';
        elsif (clk 'event and clk = '0') then Q2 <= B;
        end if;
    end process;


    out1 <= A and not B;
    out2 <= not A xor not B;
end RTL;
```



### Deleted blocks



# Successful Compile



- Compile Button Turns Green if Compile Completes Successfully
  - Errors Indicated in Designer Log Window



The background of the slide is a blue-tinted image of a microchip, showing its intricate circuitry and grid-like structure. The chip is oriented diagonally, with the top-left corner towards the upper left of the frame.

# MultiView Navigator



# MultiView Navigator




## MultiView Navigator Includes the Following Tools:

- PinEditor, I/O Attribute Editor, NetlistViewer, and ChipPlanner

## Supported for the following families:

- Fusion, ProASIC3\E, APA, A500K, AX, SX-A, SX-S, eX

## Allows Cross-probing Among Different Designer Tools



Click one of these buttons to open MVN



# MultiView Navigator



Zoom Controls

Toolbar Icons

Design Window

Working Area

World View Window

Log Window

The screenshot shows the MultiView Navigator application window with the following components:

- Zoom Controls:** A set of icons (magnifying glass, zoom in, zoom out, reset) located in the top toolbar.
- Toolbar Icons:** A row of icons for file operations, navigation, and editing, located below the zoom controls.
- Design Window:** A tree view on the left showing a list of input pads from A\_in\_pad[0] to A\_in\_pad[18].
- Working Area:** The central workspace containing:
  - I/O Attribute Editor:** A table with columns for Port Name, Macro Cell, and Unas.
  - NetlistViewer:** A window showing a circuit netlist diagram.
  - PinEditor:** A window showing a pin configuration diagram.
  - ChipPlanner:** A window showing a grid-based chip layout.
- World View Window:** A small window at the bottom left showing a top-level view of the chip layout.
- Log Window:** A window at the bottom right showing output, errors, warnings, and info.

Port Name	Macro Cell	Unas
1 C_in(15)	ADLIB:IB33	Unas:
2 C_in(7)	ADLIB:IB33	Unas:
3 B_in(2)	ADLIB:IB33	Unas:
4 B_in(23)	ADLIB:IB33	Unas:
5 B_in(18)	ADLIB:IB33	Unas:
6 C_in(20)	ADLIB:IB33	Unas:
7 A_in(10)	ADLIB:IB33	Unas:
8 A_in(19)	ADLIB:IB33	Unas:

ChipPlanner: FAM: pa DIE: APA075 PACKAGE: 208 PQFP



## ■ Design Window

- View Design as Logical Blocks, Physical Elements, Ports, Nets, and Regions

## ■ World View Window

- Shows Position of Current Viewing Window Relative to Chip

## ■ Working Area Shows Current Active Tools

- Tile or Cascade Active Tools

## ■ Log Window Keeps Running Log of Activity

- Output – Shows All Messages
- Errors – Shows Error Messages
- Warnings – Shows Warning Messages
- Info – Shows Informational Messages
- Find Window – Keeps Result of Find Function for Later Usage




# MultiView Navigator Toolbar




## ■ File ->

- **Commit** – Writes any Changes Made in Editors to Design 
- **Prelayout Check** – Verifies Placement Changes in Editors Are Legal



## ■ Edit ->

- **Undo/Redo** – Allows User to Undo a Mistake or Redo an Accidental Undo 
- **Find** – Enables Find Interface 



## ■ Zoom Controls

- **Zoom Region, Zoom In, Zoom Out, Zoom to Fit**



## ■ Assignment Options

- **Place, Unplace, Lock (Fix), Unlock (Unfix)**



## ■ Tools Menu

- **ChipPlanner, PinEditor, NetlistViewer, I/O Attribute Editor**



## ■ "1 click" commands

- **Commit and Check**
- **Lock All**
- **Unlock All**
- **Un-assign All from Location**
- **Un-assign All from Region**



### ■ Infeasible Constraints Identified pre-Layout

- Automatically Runs when You Commit from MVN
- Users Can Run Using MVN Command Tools->DRC

### ■ Enhanced Checks

- Overlapping Region Checks
- Resource Overbooking
- I/O Technology Checks







# MultiView Navigator *Find / Search*



## ■ Search for Instances, Nets or Ports

- Wildcard (\*) Matching
- Advanced Options - Choice of Log Window Pane for Search Results

## ■ Cross-probing from Find Tab to the other Four Windows



A large, detailed image of a microchip die, showing its intricate grid of circuitry and various components, is positioned in the upper right quadrant of the slide. The die is tilted slightly. The background of the entire slide is a solid blue color.

PinEditor

The Actel logo consists of a red square with a white diagonal line, followed by the word "Actel" in a bold, blue, sans-serif font.

**Actel**

- **I/O Locations Can Be Assigned as Follows:**
  - **Automatically by Designer Software during Layout**
  - **By Importing One of the Following:**
    - ◆ **. Gatefield Constraint File (.gcf) (ProASIC and ProASIC<sup>PLUS</sup>)**
    - ◆ **. PIN File (Antifuse Devices)**
    - ◆ **Physical Design Constraint (.pdc) (Axcelerator and ProASIC3/E)**
  - **Manually using PinEdit Tool in Designer**
    - ◆ **Pin Assignments May Be Exported for Later Use**



# MultiView Navigator *PinEditor*



## ■ Graphical Pin Location Editor

- Drag and Drop Placement of Pins
- Fix Pin Locations for Subsequent Place and Route Runs

## ■ Flip Display



- Enables Assignments as if Looking from Top or Bottom of Chip

## ■ Assign I/O Bank Properties for Axcelerator and ProASIC3E

## ■ Pinout Can Be Printed for Documentation



# I/O Bank Configuration

## Accelerator, ProASIC3E



### I/O Bank

### Configuration

- Select Bank
- Select I/O Standards
  - ◆ Incompatible Options Disappear when Selecting I/O Standards
- Select Low-power Mode
- Select Input Delay

Select bank

I/O standards

I/O bank VCCI/VREF not editable

I/O Bank Settings

Choose Bank: Bank6

Select all technologies that the bank should support:

<input type="checkbox"/> LVTTTL	<input type="checkbox"/> PCI	<input type="checkbox"/> PCI-X
<input checked="" type="checkbox"/> LVCMD5 1.5V	<input type="checkbox"/> LVCMD5 1.8V	<input type="checkbox"/> LVCMD5 2.5V
<input type="checkbox"/> LVCMD5 2.5/5.0V		<input type="checkbox"/> LVCMD5 3.3V
<input type="checkbox"/> GTL 2.5V	<input type="checkbox"/> GTL 3.3V	
<input type="checkbox"/> GTL+ 2.5V	<input type="checkbox"/> GTL+ 3.3V	
<input type="checkbox"/> SSTL 2I	<input type="checkbox"/> SSTL 2II	
<input type="checkbox"/> SSTL 3I	<input type="checkbox"/> SSTL 3II	
<input checked="" type="checkbox"/> HSTL I	<input checked="" type="checkbox"/> HSTL II	
<input type="checkbox"/> LVPECL	<input type="checkbox"/> LVDS	

VCCI: 1.50V      VREF: 0.75V

Use default pins for VREFs

More Attributes

OK    Cancel    Apply    Help



# VREF Pin Assignment *Accelerator and ProASIC3E*



- Select Package Pin And Click Right Mouse Button
  - Select “Use Pin for VREF”



### ■ I/O Bank Assigner for A3P/E and AX

- **Runs automatically during layout**
- **Is available when at least one I/O bank is unassigned**
- **Automatically assigns voltages to I/O banks that do not have I/Os assigned**
  - ◆ **Fills them with compatible I/Os**
- **Assigns VREF pins if required**
- **Respects manual assignment already in place**
- **Maintains placement quality and performance**
  - ◆ **No impact on device performance**
- **Can be controlled manually from within the MultiView Navigator**



# Pin Assignment Recommendations



- Enter Design as Completely as Possible
  - Don't Worry about Functionality
- Compile (Ignore Warnings) and Layout
- "Fix" All Pin Assignments
  - Edit > Select All then Edit > Fix
- Send Pin Report to PCB Layout
- Continue Working Out Bugs
  - Future Layouts Will Honor "Fixed" Assignments





# Exporting Pin Report




## ■ Pin Report Can be Exported from Designer

The screenshot shows the Actel Designer interface. The 'Reports...' menu option is selected in the 'Tools' menu. The 'Report Types' dialog box is open, showing 'Pin' as the selected report type. The 'top - Pin Report' window displays the following table:

Port	Pin	Fixed	Output Load
clk25	137	Yes	35
clk40	24	Yes	---
clk50	135	Yes	35
data_out<0>	161	Yes	35
data_out<1>	160	Yes	35
data_out<2>	159	Yes	35
data_out<3>	158	Yes	35
data_out<4>	155	Yes	35
data_out<5>	154	Yes	35
data_out<6>	153	Yes	35
data_out<7>	152	Yes	35
FIFO_empty	149	Yes	35
FIFO_full	147	Yes	35
reset	79	Yes	---

# Exporting Pin Constraint File

## ■ Pin Constraint File Can be Exported from Designer



File Type	File Extension	Family
PIN file	*.pin	ACT1, ACT2, ACT3, MX, XL, DX, SX, SX-A, eX
Gatefield Constraint file	*.gcf	ProASIC, ProASIC PLUS
Physical Design Constraint	*.pdc	Axcelerator, ProASIC3E, Fusion

# I/O Attribute Editor



# MultiView Navigator I/O Attribute Editor



## ■ Input/Output Attribute Editor

### ● Select (Varies by Family):

- ◆ I/O Standard
- ◆ I/O Threshold
- ◆ Slew Rate
- ◆ I/O Power-up State

### ● Enter Load Capacitance of Load

- ◆ Does Not Change SDF File Generation

## ■ Spreadsheet-like Sort, Copy, Paste

Port Name	Macro Cell	Pin #	Fixed	Output Load
1 C_in(15)	ADLIB:IB33	Unassigned	--	
2 C_in(7)	ADLIB:IB33	Unassigned	--	
3 B_in(2)	ADLIB:IB33	Unassigned	--	
4 B_in(23)	ADLIB:IB33	Unassigned	--	
5 B_in(18)	ADLIB:IB33	Unassigned	--	
6 C_in(20)	ADLIB:IB33	Unassigned	--	
7 A_in(10)	ADLIB:IB33	Unassigned	--	
8 A_in(19)	ADLIB:IB33	Unassigned	--	
9 DataMin(7)	ADLIB:OB33PH	Unassigned	--	35
10 B_in(12)	ADLIB:IB33	Unassigned	--	
11 C_in(4)	ADLIB:IB33	Unassigned	--	
12 C_in(19)	ADLIB:IB33	Unassigned	--	
13 D_in(18)	ADLIB:IB33	Unassigned	--	
14 D_in(27)	ADLIB:IB33	Unassigned	--	



# MultiView Navigator I/O Attribute Editor (cont.)



Double click on column to sort display by that column

Hold down CTRL key to select multiple rows

	I/O Standard	Output Drive (mA)	Slew	Resistor Pull	Input Delay	Output Load	Use I/O Reg	Hot
1	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
2	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
3	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
4	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
5	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
6	PCI	24	High	None	--	35	<input type="checkbox"/>	
7	PCIX	24	High	None	--	35	<input type="checkbox"/>	
8	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
9	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
10	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
11	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
12	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
13	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
14	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	
15	LVTTTL	24	High	None	--	35	<input type="checkbox"/>	

With multiple rows selected, changing the value of a drop-down item with CTRL key pressed will change the value for all rows



# MultiView Navigator Package Pins View



## ■ Package Pins View Shows All Pins on Package

MultiView Navigator [ccax \*] - [I/O Attribute Editor]

File Edit View Logic Format Tools Window Help

Pin #	Port Name	Macro Cell	Function	Locked	Dedicated	VREF	Bank Name	I/O Standard	Output Drive (mA)	Slew	Resistor Pull	Input Delay
14	H2		IO72PB7F7	--	--	--	Bank7					
15	G5		VCCDA	--	✓	--						
16	J1	IN3	ADLIB:INBUF IO71NB6F6	■	--	--	Bank6	LVTTL			None	■
17	G4		IO70NB6F6	--	--	■	Bank6					
18	J2		IO71PB6F6	--	--	■	Bank6					
19	H4		IO70PB6F6	--	--	■	Bank6					
20	H3		IO68NB6F6	--	--	■	Bank6					
21	J3		IO68PB6F6	--	--	■	Bank6					
22	K2		IO66NB6F6	--	--	■	Bank6					
23	K1	OUT8	ADLIB:OUTBUF IO66PB6F6	■	--	--	Bank6	LVTTL	24	Hig	None	
24	L2		IO64NB6F6	--	--	■	Bank6					
25	L1		IO64PB6F6	--	--	■	Bank6					
26	K3		IO62NB6F6	--	--	■	Bank6					
27	L3		IO62PB6F6	--	--	■	Bank6					
28	M1		IO60NB6F6	--	--	■	Bank6					
29	N1		IO60PB6F6	--	--	■	Bank6					
30	L4		VCCDA	--	✓	--						
31	N2		IO59NB5F5	--	--	--	Bank5					
32	P2		IO59PB5F5	--	--	--	Bank5					
33	M2		IO57NB5F5	--	--	--	Bank5					
34	M4		IO56NB5F5	--	--	--	Bank5					
35	M3		IO57PB5F5	--	--	--	Bank5					
36	M5		IO56PB5F5	--	--	--	Bank5					
37	P3	OUT5	ADLIB:OUTBUF IO55NB5F5	■	--	--	Bank5	LVTTL	24	Hig	None	
38	N3		IO55PB5F5	--	--	--	Bank5					
39	P4	OUT2	ADLIB:OUTBUF IO53NB5F5	■	--	--	Bank5	LVTTL	24	Hig	None	
40	N4	OUT9	ADLIB:OUTBUF IO53PB5F5	■	--	--	Bank5	LVTTL	24	Hig	None	
41	P5	OUT7	ADLIB:OUTBUF IO52NB5F5/CLKHFN	■	--	--	Bank5	LVTTL	24	Hig	None	
42	N5	INCLK	ADLIB:CLKBUF IO52PB5F5/CLKHP	■	--	--	Bank5	LVTTL			None	■
43	M6		VCCPLH	--	✓	--						
44	L7		VCOMPLH	--	✓	--						

Ports Package Pins /

Output Results Find 1 /

Pins View

FAM: Axcelerator DIE: AX125 PACKAGE: 180 CS




# Netlist Viewer



## ■ Displays Netlist in Hierarchical Manner

### ● Explore each Level of Hierarchy and Trace Signals



Schematic View Window - displays a graphical representation of the netlist


Search Window - shows results of searches







## ■ Viewing Options

- Push, Pop, Jump to Top 
- Go to First Page, Go to Last Page, Go to Next Page, Go to Last Page 
- Right-click on Net to Follow Net to Other Pages or Net Driver




- Highlight, Highlight Append, un-Highlight, un-Highlight All 
- Allows Page Splitting 
  - ◆ Allows User to Decide if All Elements on that Level Are Shown as Single Page

# MultiView Navigator Netlist Viewer (cont.)



- View Pre- and Optimized Netlists for ProASIC3\E, ProASIC<sup>PLUS</sup> and Axcelerator
  - Pre-optimized Netlist Is Original Hierarchical Netlist
  - Optimized Netlist is Flattened
    - ◆ Reflects what other Tools Use (ChipEdit, PinEdit)



- **Helps View Critical Portions of Netlist**
  - **Identify Critical Paths using SmartTime**
  - **Add this Logic to LogicalCone**
  - **Incrementally Add / Remove Logic from Cone**
  - **CrossProbe from / to LogicalCone**
  - **All NetlistView Features available in LogicalCone**
  - **New LogicalCone Tab in Hierarchy Window**
  - **New LogicalCone Menu Accessible from NetlistViewer**
  - **Can Simultaneously Create Multiple Cones**
  - **Set of Macros Can Be Highlighted, then Added to Cone**
  - **LogicalCone Data No Longer Valid after Recompile**
  - **Applies to All Families Supported by MVN**



# LogicalCone User Interface



MultiView Navigator [counter32\_behave \*]  
File Edit View Schematic LogicalCone Tools Window Help

NetlistViewer

- No instance to push
- Can't pop up top level
- Highlight
- Clear Highlight
- Highlight Color...
- Zoom In
- Zoom Out
- Zoom Window
- Zoom Fit
- Find
- Print current page
- Add To Active Cone
- Remove From Active Cone

- Add Selection
- Add Highlighted Group
- Add Driver
- Add All Driven Logic
- Add Adjacent

ChipPlanner

NetlistViewer

Page 2 of 34 FAM: pa DIE: APA075 PACKAGE: 100 TQFP  
2:19 PM



A blue-tinted background image of a microchip die, showing a complex grid of circuitry and various components.

# ChipPlanner

The Actel logo, featuring a red square with a white diagonal line to the left of the word "Actel" in a bold, blue, sans-serif font.

**Actel**

## ■ Editing and Floorplanning Support for:

- Fusion, ProASIC3\E, ProASIC<sup>PLUS</sup>, ProASIC, Axcelerator, eX, SX-A and SX-S Families
- Use ChipEditor for All other Actel FPGA Families

## ■ ChipPlanner Capabilities:

- Editing
  - ◆ Place, Unplace, or Move Logic and I/O
  - ◆ View Macro Placements Made during Layout
  - ◆ View Net Connections with Ratsnest or Route View
  - ◆ View Architectural Boundaries
  - ◆ View and Edit Silicon Features, such as I/O Banks
  - ◆ View Placement and Routing of Paths when Used with SmartTime
- Floorplanning
  - ◆ Create and Assign Logic or Nets to Regions
- Cross-probe with Silicon Explorer to Select Probes



## ■ Region

- Defined sub-Portion of Die
- Shapes - Rectangular or Rectilinear (Union of Rectangles)
- Types:
  - ◆ Empty - No Logic Can Be Put into this Region
  - ◆ Inclusive - Assigned Logic *Must* Be Put into this Region
    - ▶ *Other Unassigned Logic Can Be Added to this Region by Layout*
  - ◆ Exclusive - Only Assigned Logic Can Be Put into this Region
    - ▶ *Not Supported for APA or A500K*

## ■ Assign

- Place Logic into Particular Region or Location
  - ◆ Similar to “Place” in ChipEditor

## ■ Lock


- Finalizes Allocation of Logic in Particular Location
  - ◆ Similar to “Fix” in ChipEditor



### ■ Drag Logic or I/O to Desired Location

### ■ ChipPlanner Floorplanning Functions


- Create Logic Region
- Create Empty Region
- Select Region
- Move Region
- Delete Region
- Resize Region
- Assign/Unassign Logic to Region




### ■ Regions Can Span Logic, Memory Cells and I/O



- Region > Create Empty
  - No Logic Assigned to Empty Regions



- **Region > Create Inclusive**
  - **Assigned Logic Put in Inclusive Region**
    - ◆ **Other Logic May also Be Put in this Region**




# ChipPlanner

## Exclusive Region (Axcelerator and ProASIC3/E)




- Region > Create Exclusive
  - Only assigned logic placed in exclusive region



### ■ Region > Create Local Clock

- Assign net to a spine region graphically
- All logic connected with the net will be assigned to the spine region




# ChipPlanner

## Quadrant Clock Region (ProASIC3/E)



- Region > Create QuadrantClock
  - Graphically Assign net to a Quadrant Clock



### ■ Individual Region Color Control

- **Regions Have Different Default Colors Based on Types**
- **Can Change Each Region's Default Color**
- **Region Colors Saved in .adb File**
- **Region Colors Reset to Defaults upon Recompile**



# ChipPlanner Region Properties



## ■ Region > Properties

## ■ Indicates:

- Region Type
- Region Width, Height and Origin
- Region Usage

## ■ Shows Region Default Color

- Default Color Can be Changed

## ■ Also Provides Access to Assignment Window

Change region color

Region Properties

Region name: UserRegion0

Region type:  Inclusive  Exclusive  Empty

Region color: [Color Picker]

Region Extents

Origin: (1, 25) Width: 96 Height: 8

Resource usage:

	Name	Usage %
1	CORE	447/768

Assignment OK Cancel

Region size and utilization



# MultiView Navigator Region Color Control Example



The screenshot shows the MultiView Navigator interface for a project named "counter32\_behave \*". The main window displays a grid-based chip layout with various regions highlighted in different colors (green, blue, pink). A "Region Properties" dialog box is open, showing the following details:

- Region name: UserRegion1
- Region type:  Inclusive,  Exclusive,  Empty
- Region color: A color selection palette is visible.
- Region Extents: Origin: (1, 9), Width: 24
- Resource usage table:

	Name	Usage %
1	CORE	0406

The dialog box also includes "Assignment", "OK", and "Cancel" buttons. The background shows a hierarchical tree of components on the left and a status bar at the bottom with system information like "15, 20 FAM: pa | DIE: APA075 | PACKAGE: 100 TQFP" and the time "2:12 PM".








### ■ Two Logic Assignment Methods

- **Assignment Window (Region > Assign/Unassign Logic...)**
  - ◆ Provides Search and Selection Capability
  - ◆ Also Available from Region Properties Dialog Box
- **Drag and Drop Logic into Region**

### ■ Checkmark Indicates Assigned Logic




- Users Can Show/Hide Object and Assign Color to Resource
  - View > Display Settings




### ■ Select Net View Options from Nets Toolbar:


- Display No Nets
- Display Input Nets
- Display Output Nets
- Display Input and Output Nets
- Display Ratsnest
- Display Routes



### ◆ Routes Option for ProASIC, ProASIC<sup>PLUS</sup>, ProASIC3/E, Fusion






View Ratsnest



View Routes

### Selected Nets Can Be Highlighted to Aid Analysis

- Select Net from Design Window Nets Tab or Search Results
- Change Highlight Color from Toolbar or Edit Menu




## ■ Floorplanning Capabilities

- **Define Rectangular Regions**
  - ◆ x/y Location Displayed During Region Resize
  - ◆ Only Empty and Inclusive Regions Supported for APA and A500K
- **Assign Logic, Regular I/O and Regular Nets to Region**
  - ◆ Drag and Drop Assignments
  - ◆ Selection Highlighting and Color Selection
- **Create Local Clock Region**
- **Multi-region Assignments Not Recommended**
- **I/O Assignments**
- **View Spines Created through GCF**
- **View Routing**




## ■ Multi-type Region Support

- Region Support for RAM
- LocalClock Regions Can Include RAM and I/O
  - ◆ Controlled by Compile Option (Designer -> Options -> Compile)
  - ◆ Need to Recompile after Modifying Option
  - ◆ Default is ON for New Designs from Designer 6.0 on



## ■ Floorplanning Capabilities


- Define Rectangular Regions
  - ◆ Empty, Exclusive and Inclusive Region Support for Accelerator
  - ◆ Modify Region types (Inclusive / Exclusive)
- Assign Logic and Nets to Region
  - ◆ I/O Assignments
  - ◆ PLL and RAM Assignments
- Drag and Drop Assignments
- Multi-region Assignments  
**NOT Recommended**



## LocalClock Region Support

- Created through PDC only
- PDC Syntax

- ◆ *assign\_local\_clock -type routing\_resource\_type -net netname <local\_clock\_region> [local\_clock\_region] [local\_clock\_region] ...*
- ◆ *routing\_resource\_type* is either hclk or rclk
- ◆ *local\_clock\_region* is Hierarchical Resource Name of Specific Clock Region





### ■ ProASIC/ProASIC<sup>PLUS</sup>

- Existing GCF Format and Capabilities
- GCF Enhancement to Support Partial I/O Regions

### ■ Axcelerator

- PDC Commands for Floorplanning
  - ◆ Define and un-Define Region
    - ▶ *Rectangular*
    - ▶ *Rectilinear (Currently Only Supported in PDC)*
  - ◆ Region Types
    - ▶ *Empty*
    - ▶ *Inclusive*
    - ▶ *Exclusive*
  - ◆ Assign and Unassign Resources
    - ▶ *Macros*
    - ▶ *Nets*
  - ◆ Reset Floorplan




- “Enables User To Compile Lists Of Important Resources
  - Instances
  - Nets
  - Macros
  - Regions
  
- Default Lists
  - Unassigned Instances
  - Unassigned Pins
  - Clock Nets
  
- Navigate Thru Design To Find Status Of Important Design Resources

# MultiView Navigator *Viewing Active Lists*




## ■ Open Default Active Lists from MVN Tools Menu



# MultiView Navigator Creating Active Lists



## ■ Users Can Create New Active Lists



Select instances


Name List



# MVN v7.2 Enhancements



- Global Planner Function Within the MVN Tools Can Be Used To Place Global Nets Automatically



- Global Planner Can Distinguish Between Locked And Non-locked Quadrant Clock Regions
  - Each Quadrant Clock region can be marked as locked
  - New capabilities:
    - ◆ Each Quadrant Clock region can be locked manually using a PDC file or through the MVN
    - ◆ Each locked Quadrant Clock region is not changed; Non-locked Quadrant Clock regions are deleted and recreated each time the Global Planner is executed



A blue-tinted, high-angle photograph of a square microchip die, showing its intricate grid of circuitry and peripheral connections. The die is positioned diagonally across the frame, with the top-left corner pointing towards the upper right.

# ChipEditor



# ChipEditor ACT1,2,3, MX, SX



The screenshot shows the Actel Designer software interface. At the top, the title bar reads "Designer - [TOP.adb]". Below the title bar is a menu bar with "File", "View", "Tools", "Options", and "Help". A toolbar with various icons is located below the menu bar. The main workspace displays a "Design Flow" diagram with three main stages: "Compile", "Layout", and "Back-Annotate". Below the "Layout" stage, there are two sub-steps: "Programming File" and "Timer". A row of icons at the bottom of the workspace includes "Netlist Viewer", "PinEditor", "ChipEditor", and "Timer". A blue arrow points from the "ChipEditor" icon to the "ChipEditor" icon in the status bar at the bottom of the window. The status bar also displays "Ready" on the left and "FAM: 54SX DIE: A54SX08 PKG: 84 PLCC" on the right. A message window at the bottom of the workspace contains the following text:


```
Info: The design C:\Actelprj\Intro_VHDL_labs\SX_test\designer\impl1\TOP.adb was last modified  
Opened an existing Libero design C:\Actelprj\Intro_VHDL_labs\SX_test\designer\impl1\TOP.adb  
'BA_NAME' set to 'TOP_ba'  
  
The Execute Script command succeeded
```

ChipEditor icon



# ChipEditor

## ACT1,2,3, MX, SX




- Graphical Placement Editor
  - Place Logic Modules and I/O
- ChipEdit Shows Routing Congestion with “Rats Nest” Views
- Gives More Control to Power User






## ■ Rats Nest View Shows Connectivity

### ◆ Example – CLKBUF Connected to Several Registers



- **Minimum Spanning Tree Mode**
  - **Shows Connectivity between Selected Macros**



# Timing Constraints and Analysis



- SmartTime is Actel's New Static Timing Analysis Tool
- SmartTime Replaces the Original Timer for:
  - SX-A, RTSX-S, eX, AX, RTAX-S
  - 500K, APA, ProASIC3\E and Fusion
  - All Future Products



- Graphical Constraint Entry
- SDC Constraint Support
- SDC Constraint Checker
- Analysis
  - Cross-clock Domain Analysis
  - Flexibility in Clock Domain Selection
- Improved Ease-of-Use
  - Separate Constraint & Analysis Views
    - ◆ Separate Maximum & Minimum Analysis Views
    - ◆ Clock Domain Browser for the Analysis View
  - Visual Constraint Dialogs
  - Customizable Timing Information for the Paths List
  - Constraint Entry from the Analysis Window
  - Customizable Timing Reports
  - Filtering Capabilities
  - Persistence of User Settings



### ■ Constraints

- SDC `create_clock`
- SDC `create_generated_clock`
- SDC `set_input_delay`
- SDC `set_output_delay`

### ■ Exceptions

- SDC `set_false_path -from -through -to`
- SDC `set_multicycle_path -from -through -to`



# SDC Constraint Support by Family




SDC Constraint	Fusion	ProASIC3E	ProASIC3	Axcelerator	ProASIC <sup>PLUS</sup>	A500K	eX	A54SXA	A54SX	42MX	3200DX	ACT3	ACT2 / 1200XL	ACT1
create_clock	✓	✓	✓	✓	✓	✓ <sup>1</sup>	✓	✓						
create_generated_clock	✓	✓	✓	✓	✓	✓ <sup>1</sup>	✓	✓						
set_input_delay	✓	✓	✓	✓	✓	✓ <sup>1</sup>	✓ <sup>1</sup>	✓ <sup>1</sup>						
set_output_delay	✓	✓	✓	✓	✓	✓ <sup>1</sup>	✓ <sup>1</sup>	✓ <sup>1</sup>						
set_false_path	✓	✓	✓	✓	✓	✓ <sup>1</sup>	✓ <sup>2</sup>	✓ <sup>2</sup>						
set_multicycle_path	✓	✓	✓	✓	✓	✓ <sup>1</sup>	✓ <sup>1</sup>	✓ <sup>1</sup>						
set_maximum_delay	✓	✓	✓	✓	✓	✓ <sup>1</sup>	✓ <sup>2</sup>	✓ <sup>2</sup>						

<sup>1</sup> Supported for analysis only

<sup>2</sup> Only -through option supported for layout




- SmartTime Includes of Separate Constraint Editor and Timing Analysis Windows
  - Constraint Editor – GUI Based Constraint Entry
  - Timing Analyzer Provides Delay Information



Click to launch  
SmartTime  
Constraint Editor  
or Analysis Views







## ■ Use Constraints Editor to:

- Enter or Edit Timing Requirements:
  - ◆ Clock Frequency, Input and Output Delays
- Enter or Edit Timing Exceptions:
  - ◆ Max Delay, Multicycle Paths, False Paths
- Browse Clock Domains

# SmartTime Timing Analysis View



The screenshot displays two overlapping windows from the SmartTime tool. The background window is titled "Minimum Delay Analysis View" and shows a gauge icon with "min" below it. The foreground window is titled "Maximum Delay Analysis View" and shows a gauge icon with "MAX" below it. Both windows display design information for "COUNT16" on a "ProASIC3" family, "A3P060" die, and "100 V.QFP" package. The "Maximum Delay Analysis View" window includes a tree view on the left with categories like "Summary", "CLK", "Register to Register", "External Setup", "Clock to Output", "Pin to Pin", "Input to Output", and "User Sets". The "CLK" node is expanded. Below the tree view, there are two tables: "Clock Details" and "I/O Details".

Design: COUNT16  
Family: ProASIC3  
Max Operating Condition: WORST  
Die: A3P060  
Min Operating Condition: BEST  
Package: 100 V.QFP  
Voltage: COM  
Temperature: COM  
Design State: Post-Layout  
Speed Grade: -2

Clock Details:

Name	Period (ns)	Frequency (MHz)	External Setup (ns)	External Hold (ns)	Max Clock to Out (ns)	Min Clock to Out (ns)
CLK	5.146	194.326	3.611	-0.638	6.846	3.865

I/O Details:

Name	Min Delay (ns)	Max Delay (ns)
Input to Output	N/A	N/A


- Determine Maximum Operating Frequency
- Verify Setup and Hold Requirements
- Identify Timing Violations
- Browse Clock Domains
- Set Constraints on Specific Pins or Sets of Paths
- Copy, Print, Expand or Cross-Probe Sets of Paths



# SmartTime Toolbar



- The SmartTime Toolbar Contains Commands for Performing Common Operations.
  - Tool Tips Are Available for Each Button.



# SmartTime Constraint Entry




- Clock Constraints
- Input and Output Delay Constraints
- Clock Exceptions



- **SmartTime Detects Possible Clocks by Tracing Back from the Clock Pins of all Sequential Components Until it Finds:**
  - **An Input Port**
  - **The Output of Another Sequential Element, or**
  - **The Output of a PLL**
  
- **SmartTime Classifies Clock Sources Into Three Types:**
  - **Explicit Clocks**
  - **Potential Clocks**
  - **Clock Network**
  
- **Each Clock Domain Contains at Least 3 Path Sets:**
  - **Register to Register**
  - **External Setup or Hold**
  - **Clock to Out**




### ■ Visual Constraint Dialog Box Simplifies Constraint Entry



Select Clock Source from pull-down Menu

Select Starting Edge

Enter Offset and Duty Cycle



# SmartTime Clock Constraints




- Clock Constraints in Constraint Editor
  - Select Constraint to Add, Edit or Delete

	Syntax	Clock Source	Period (ns)	Frequency (MHz)	Duty cycle (%)	First Edge	Offset (ns)	Waveform	File	Comments
1		clock_160	6.250	160.000	50.000	rising	0.000	0 3.125	GUI	
2		clock_20	50.000	20.000	50.000	rising	0.000	0 25	GUI	
3		clock_40	25.000	40.000	45.000	rising	0.000	0 11.25	GUI	

Double-click constraint type to add constraint




- Constraints For Internally Generated Clock Can Be Specified Using Generated Clock Constraints
  - Useful For Constraining PLL Outputs






# SmartTime

## Entering Generated Clock Constraints



Specify clock reference

Select pin for generated clock




Enter multiplication and division factors to generate frequency

Specify edge relationship to reference clock



# SmartTime Generated Clocks - PLL Outputs



**Constraints Editor**

	Syntax	Clock Pin	Reference Pin	Multiplier	Divider	Waveform	File	Comments
1	✓	pll_inst/Core:GLB	clk40	5.000	4.000	synchronized	GUI	
2	✓	pll_inst/Core:GLA	clk40	5.000	8.000	synchronized	GUI	

Constraint for PLL Outputs




# SmartTime Constraint Entry



- Clock Constraints
- **Input and Output Delay Constraints**
- Clock Exceptions





- Input Constraints can be Entered as Input Delay or External Setup/Hold
  - Input Delay – Enter Input Delay in Terms of Delay Budget *Outside* FPGA
    - ◆ SDC Format
  - External Setup / Hold – Specify Input Delay Budget *Inside* FPGA
    - ◆ Used by Previous Actel Timer



# Input Constraints

## Input Delay

### Visual Constraint Dialog Box Simplifies Constraint Entry



Select Clock Port and Reference Edge

Enter Min and Max delay or same value for both  
Minimum Delay for analysis only

# Input Constraints

## External Setup / Hold



Select External Setup/Hold

Select Input Port

Select Clock Port

Enter Hold Requirement

Enter Setup Requirement



## ■ Input Delay Constraints in Constraint Editor

- **Constraint Displayed as External Setup / Hold and Input Delay**


The screenshot shows the 'Constraints Editor' window. On the left is a tree view with 'Constraints' expanded to show 'Requirements' (Clock, Input Delay, Output Delay) and 'Exceptions' (Max Delay, Multicycle, False Path). The 'Input Delay' item is highlighted. On the right is a table with the following data:

	Syntax	Input ports	Clock	Setup (ns)	Hold (ns)	Max Delay (ns)	Min Delay (ns)	Clock Edge	File	Comments
1	✓	EN RST	CLK	4.714	0.500	1.000	0.500	rising	GUI	

Two blue arrows point to the 'Input Delay' item in the tree and the first row in the table, with the following text:

- Double-click to edit constraint
- Double-click constraint type to add constraint

- Output Constraints Define the Delay of an Output Relative to a Clock
- Output Constraints can be Entered as Clock-to-Output or Output Delay
  - Clock-to-Output: Specifies the Output Delay by Specifying the Timing Budget *Inside* the FPGA (default)
  - Output Delay: Specifies Output Delay Constraint by Specifying the Timing Budget *Outside* the FPGA
    - ◆ SDC Format





# Output Constraints


## Clock-to-Output



### Visual Constraint Dialog Box Simplifies Constraint Entry

Select Clock-to-Output

Select Output Port



Select Clock Port

Enter Min and Max delay  
Minimum Delay for analysis only

The dialog box, titled "Set Output Delay Constraint", features a "Show By:" section with radio buttons for "Clock-to-Output" (selected) and "Output Delay". The main area displays a schematic of an FPGA with a clock port, two flip-flops (FF1 and FF2), and an output port. A pink path highlights the signal from the clock port through FF1 to the output port. Below the schematic is a timing diagram showing a square wave for the "Clock Port" and a signal for "Data(0)" and "Data(1)" at the "Output Port". The diagram illustrates the delay from the clock edge to the output data transition. Input fields for "Maximum Delay:" and "Minimum Delay:" are shown with "ns" units. A "Comment:" field and "Help", "OK", and "Cancel" buttons are at the bottom.

# Output Constraints

## Output Delay



Select Output Delay

Select Output Port

Select Clock Port

Maximum Delay

Minimum Delay



### ■ Output Constraints in Constraint Editor

- Displayed as Clock-to-Output and Output Delay
- Select Constraint to Add, Edit or Delete

The screenshot shows the 'Constraints Editor' window. On the left is a tree view with 'Constraints' expanded, showing 'Requirements' (Clock, Input Delay, Output Delay) and 'Exceptions' (Max Delay, Multicycle, False Path). The 'Output Delay' item is selected. The main area is a table with the following columns: Syntax, Output ports, Clock, Clk To Out Max (ns), Clk To Out Min (ns), Max Delay (ns), Min Delay (ns), Clock Edge, File, and C. The table contains one row with the following data: Syntax: 1, Output ports: Q(0) Q(1) Q(10) Q(11) Q(12) Q(CLK), Clock: CLK, Clk To Out Max (ns): 3.964, Clk To Out Min (ns): 0.000, Max Delay (ns): 1.750, Min Delay (ns): 0.000, Clock Edge: rising, File: GUI, C: .

Annotations in blue text with arrows point to the 'Output Delay' item in the tree view and the first row in the table, with the text: 'Double-click constraint type to add constraint' and 'Double-click to edit constraint'.

# SmartTime Constraint Entry



- Clock Constraints
- Input and Output Delay Constraints
- **Clock Exceptions**





- The False Path Constraint Removes Timing Requirements on Specified Paths
  - Starting Points Are Input Ports or Register Clock Pins
  - Ending Points Are the Register Data Pins or Output Ports
- False Paths Are Not Considered During the Timing Analysis
- False Path Constraints Take Precedence Over Multiple Cycle Path Constraints and Overrides Maximum Delay Constraints

# SmartTime

## Entering False Path Constraints



### ■ Specify From, To, Through Pins




# False Path Constraint

## Source Pins



### ■ Specify Starting Point for False Path



Add or remove pins from source list

Filter pin names



# False Path Constraint Through Pins



- Select a List of Pins or Nets for the False Path Passes Through

Select Through Pins for False Path Constraint

Specify pins  by explicit list  by keyword and wildcard

Available Pins:

MX0\$115:B  
MX0\$115:S  
MX0\$115:Y

Assigned Pins:

MX0\$115:A

Filter available pins:

Pin Type: All pins

MX\* Filter

Help OK Cancel





# False Path Constraint

## Destination Pins



### ■ Specify the End Points for the False Path

**Select Destination Pins for False Path Constraint** [X]

Specify pins  by explicit list  by keyword and wildcard

Available Pins: Assigned Pins:

FF0\$1I2:D  
FF1\$1I1:D  
FF2\$1I3:D  
FF3\$1I6:D  
FF4\$1I7:D

Add >

Add All >

< Remove

< Remove All

Filter available pins:


Pin Type:



# False Path Example

## ■ Multiplexer S Input Never Changes

- FF1, FF2 and FF3 to FF4 through MX0:A are False Paths



# False Path Example (cont.)

## False Path Constraint Through MX0:A

**Edit Existing False Path Constraint**


From:

Through: MX0\$115:A

To:

Comment:


Help OK Cancel



# False Paths in Constraint Editor



- False Path Constraint in Constraint Editor
  - Select Constraint to Add, Edit or Delete




# Timing Exceptions

## Multicycle Paths



- The Multicycle Path Constraint Overrides the Single Cycle Timing Requirement Between Sequential Elements
  - The Number of Clock Cycles for Setup or Hold Check Is Specified in the Constraint
- False Path Constraints Take Precedence Over Multicycle Path Constraints






# SmartTime

## Entering Multicycle Path Constraints



- Specify Path Multiplier and From, To, Through Pins
- Add Path Multiplier



Enter path multiplier

Browse for From, Through or To pins


# Multicycle Path Example

## Binary counter



### ■ Binary Counters Contain Multicycle Paths

- ◆ Enter Multicycle Constraint to Obtain Proper Timing Analysis



**Set Multicycle Constraint**

Clock on Start Point

Clock on End Point

Path Multiplier:  cycles

From: Q[2]:CLK

Through:

To: Q(3)

Comment:

Relationships

- Setup: Default (green dashed line), New (green solid line)
- Hold: Default (orange dashed line), New (orange solid line)

Buttons: Help, OK, Cancel

# Timing Exceptions

## *Maximum Delay*



- The Max Delay Constraint Is Used To Specify The Maximum Delay For Timing Paths In The Design
- Max Delay Is A Timing Exception And Overrides The Timing Requirement Between Sequential Elements
- Max Delay Can Also Be Used To Constrain Input To Output Paths In Combinatorial Designs







# Timing Exceptions


## Maximum Delay

### ■ Maximum Delay Constraint Overrides Clock Constraint



Enter Max Delay

Browse for From, Through  
or To pins



# SmartTime 7.2

## *New Features*



- Clock Source Latency
- Asynchronous Checks
- Datasheet Generation
- Tcl Commands
- Additional Ease-of-Use Features
  - User sets management (editing, adding exceptions...)
  - Clock network details in expand path
  - Automatic creation of generated-clocks on PLLs
  - Multicycle with hold specifier
  - Expanding parallel paths
  - Reports in spreadsheet format
  - Logic stage count column in analysis window
  - Clock constraints in summary window
  - Select all in add path set dialog
  - Path aware exceptions
  - Improved auto-TDPR constraint setting



# SmartTime 7.2

## *New Constraint Entry Features*



- **Specify Multicycle Path Constraint for Setup, Hold or Both**
  - **Supported in GUI and SDC Commands**
- **Specify Clock Source Latency**
  - **Use to Model Clock Insertion Delay when Clock Generation is not part of the Design**
- **Specify Early and Late Clock Arrival Times**
  - **Analyze Performance for Clock Jitter**
- **Automatic Creation of Generated Clocks**
- **New TCL Commands**



# SmartTime 7.2

## Multicycle Path Constraints




- Specify Whether Multicycle Path Applies to Setup Check, Hold Check or Both

Specify different multiplier for setup analysis and hold analysis

# Clock Source Latency: *Definition*


- Specify delay when clock is generated outside the design
- Specify clock jitter



- Clock Source Latency can be attached to any clock constraint (internal or external)

# Clock Source Latency: Constraints Specification

- Specify Clock Insertion Delay
- Specify Early and Late Times for Rising and Falling Edges
- SDC Constraint: `set_clock_latency`



# SmartTime 7.2

## Automatic Creation of Generated Clocks



- Automatic Creation Of Generated Clock Constraint Based On Static Configuration of PLLs for AX, RTAX-S, Fusion, ProASIC3/E
- No Effect Unless The Clock Reference Has A Clock Constraint

	Syntax	Clock Pin	Reference Pin	Multiplier	Divider	Waveform	File	C
1	✓	d2:Q	d2:CLK	1	2	synchronized	D:/ftc/axgc1/f1.sdc, line 2	
2	✓	plli/PLL_INT:CLK2	plli/PLL_INT:REFCLK	2	1	synchronized		
3	✓	plli/PLL_INT:CLK1	plli/PLL_INT:REFCLK	2	6	synchroni	auto-generated	



# SmartTime 7.2

## *New TCL Commands*



- **st\_create\_set** - Creates A Set Of Paths To Be Analyzed
- **st\_edit\_set** - Modify The Paths In A User Set
- **st\_remove\_set** - Deletes A User Set From The Design
- **st\_commit** - Saves The Changes Made In SmartTime To The Design .adb File
- **st\_restore** - Restores Constraints Previously Committed In SmartTime
- **st\_expand\_path** - Displays Expanded Path Information For Paths
- **st\_set\_options** - Sets options for timing analysis
- **st\_list\_paths** - Displays the list of paths in the same tabular format shown in SmartTime





A blue-tinted background image of a microchip die, showing its intricate grid of circuitry and peripheral components.

# Timing Analysis with SmartTime



# Timing Analysis with SmartTime



- Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools



# SmartTime Analysis View

## Design Summary



- Performance Summary is Displayed in Maximum and Minimum Delay Analysis View
  - ✓ - Indicates Timing Requirements Met for That Domain
  - X – Indicates There Are Violations Within the Domain

The screenshot shows the 'Maximum Delay Analysis View' window. On the left is a tree view under 'Summary' with a 'MAX' icon. The tree shows 'mclk' with a red 'X' and a clock icon, and its sub-items: 'Register to Register' (red 'X'), 'External Setup' (green checkmark), and 'Clock to Output' (green checkmark). Below that are 'Pin to Pin' (purple icon), 'Input to Output' (purple icon), and 'User Sets' (purple icon).

The main area displays design parameters:

Design:	find_min	Max Operating Condition:	WORST
Family:	PA	Min Operating Condition:	BEST
Die:	APA075	Voltage:	COM
Package:	208 PQFP	Temperature:	COM
Design State:	Post-Layout	Speed Grade:	STD

Clock Details:

Name	Period (ns)	Frequency (MHz)	External Setup (n)	External Hold (ns)	Max Clock to Out	Min Clock to Out
mclk	15.414	64.876	3.093	0.630	8.078	2.477

I/O Details:

Name	Min Delay (ns)	Max Delay (ns)
Input to Output	N/A	N/A



- Minimum pulse width check performed on paths in design
  - Information is used to determine the maximum operating frequency reported in the SmartTime Design Summary

**Maximum Delay Analysis View**

Design: shifter  
 Family: PA  
 Die: APA075  
 Package: 208 PQFP  
 Design State: Post-Layout

Max Operating Condition: WORST  
 Min Operating Condition: BEST  
 Voltage: COM  
 Temperature: COM  
 Speed Grade: STD

The maximum frequency of this clock domain is limited by the minimum pulse widths of pin U1/count[5]:CLK

Name	Period (ns)	Frequency (MHz)	External Setup (ns)	External Hold (ns)	Max Clock to Out (ns)	Min Clock to Out (ns)
CLK	5.500	181.818	2.942	-0.179	7.242	2.534

I/O Details:


# Timing Analysis with SmartTime



- Design Summary
- **Setup and Hold Checks**
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools



## ■ Setup Check is Displayed in Maximum Delay Analysis View



## ■ Setup Check Calculation

- **Arrival time = Launch edge (0) + max Clock to FF1 + max Data path**
- **Required time = Capture edge (T) + min Clock to FF2 – Setup of FF2**
- **Slack = Required – Arrival = Violation if < 0**

# Setup Check in SmartTime



Maximum Delay Analysis View

From: \* To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Min Peri
1	reg1/U0:CLK	reg3/U0:D	1.475	8.291	4.523	12.814	0.234	

	Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
1	From: reg1/U0:CLK								
2	To: reg3/U0:D								
3	data required time						12.814		
4	data arrival time				-		4.523		
5	slack						8.291		
6	Data arrival time calculation								
7	clk1					0.000	0.000		
8	reg1/U0:CLK	clock network			+	3.048	3.048		r
9	reg1/U0:Q	cell		ADLIB:DFEG	+	0.673	3.721	1	r
10	a2_1:A	net	s3		+	0.106	3.827		r
11	a2_1:Y	cell		ADLIB:AND2	+	0.641	4.468	2	r
12	reg3/U0:D	net	s5		+	0.055	4.523		r
13	data arrival time						4.523		
14	Data required time calculation								
15	clk1	Clock Constraint				10.000	10.000		
16	reg3/U0:CLK	clock network			+	3.048	13.048		r
17	reg3/U0:D	Library setup		ADLIB:DFEG	-	0.234	12.814		
18	data required time						12.814		


## ■ Setup Check

- **Arrival time = Launch edge (0) + max Clock to FF1 + max Data path**
- **Required time = Capture edge (T) + min Clock to FF2 – Setup of FF2**
- **Slack = Required – Arrival = Violation if < 0**



# Setup Check w/ Multicycle Path

## SmartTime Uses Multicycle Path Constraint in Setup Check



## Setup Check Calculation

- **Arrival time = Launch edge (0) + max Clock to FF1 + max Data path**
- **Required time = Capture edge (2T) + min Clock to FF2 – Setup of FF2**
- **Slack = Required – Arrival = Violation if < 0**



# Setup Check w/ Multicycle Path

- Add Multicycle Exception from Analysis View
  - Right-click on the Path in the Analysis Window

The screenshot shows the 'Maximum Delay Analysis View' window. On the left is a tree view with 'Summary' expanded to show 'CLK' with a red 'X' icon. Below 'CLK' are 'Register to Register', 'External Setup', 'Clock to Output', 'Pin to Pin', 'Input to Output', and 'User Sets'. The main area contains a table with columns: Source Pin, Sink Pin, Delay (ns), Slack (ns), Arrival (ns), Required (ns), Setup (ns), and M P. A context menu is open over the table, with 'Add Multicycle Path Constraint' selected.

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	M P
11	Q[0]:CLK	Q[10]:D	4.361	0.951	6.160	7.111	0.402	
12	Q[0]:CLK	Q[8]:D	4.240	1.097	6.039	7.136	0.376	
13	Q[1]:CLK	Q[10]:D	4.124	1.159	5.952	7.111	0.402	
14			4.142	1.161	5.970	7.131	0.376	

Context Menu Options:

- Copy
- Print
- Add False Path Constraint
- Add Max Delay Constraint
- Add Multicycle Path Constraint
- Expand selected paths
- Cross-probe selected paths

# Setup Check w/ Multicycle Path



## ■ Add Multicycle Exception

- Fields are pre-filled with the path information

Path multiplier = 2

**Set Multicycle Constraint**

Clock on Start Point

Clock on End Point

Path Multiplier:  cycles

From:  
Q[1]:CLK

Through:

To:  
Q[10]:D


Comment:

Relationships

- Setup  
Default: ---
- New: —
- Hold  
Default: ---
- New: —

Help OK Cancel

# Setup Check w/ Multicycle Path



## ■ Setup Check

- **Arrival time = Launch edge (0) + max Clock to FF1 + max Data path**
- **Required time = Capture edge (2T) + min Clock to FF2 – Setup of FF2**
- **Slack = Required – Arrival = Violation if < 0**



# SmartTime

## Expanded Path Timing Information



- Right-click a Path in the Path List Displays the Expanded Path in a Separate Window

The screenshot shows the 'Maximum Delay Analysis View' window. On the left is a tree view with 'Summary' expanded to show 'CLK' and its sub-items: 'Register to Register', 'External Setup', 'Clock to Output', 'Pin to Pin', 'Input to Output', and 'User Sets'. The 'Register to Register' item is selected. The main area contains a table with columns: Source Pin, Sink Pin, Delay (ns), Slack (ns), Arrival (ns), Required (ns), Setup (ns), and Minin Period. A context menu is open over the first row of the table, with 'Expand selected paths' highlighted. The table data is as follows:

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Minin Period
1	Q10:CLK	Q11:D	4.744	0.568	6.543	7.111	0.402	
2			4.725	0.606	6.524	7.130	0.376	
3			4.711	0.621	6.510	7.131	0.376	
4			4.647	0.676	6.446	7.122	0.402	
5			4.508	0.734	6.307	7.124	0.376	




## Expanded Path View Includes a Schematic of the Path

Maximum Delay - Expanded Path View: Q[0]:CLK -> Q[11]:D

	Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
1	<b>From: Q[0]:CLK</b>								
2	<b>To: Q[11]:D</b>								
3	data required time						7.111		
4	data arrival time				-		6.543		
5	slack						0.568		
6	<b>Data arrival time calculation</b>								
7	CLK					0.000	0.000		
8	Q[0]:CLK	clock network			+	1.799	1.799	r	
9	Q[0]:Q	cell		ADLIB:DFN1 C1	+	0.535	2.334	4	f
10	COUNTING_count_3_G_1_5:A	net	Q_c[0]		+	0.655	2.989		f
11	COUNTING_count_3_G_1_5:Y	cell		ADLIB:NOR2B	+	0.380	3.369	6	f
12	COUNTING_count_3_G_1_3:B	net	COUNTING_count_3_DWACT_ADD_CI_0_tmp[0]		+	0.288	3.657		f
13	COUNTING_count_3_G_1_3:Y	cell		ADLIB:NOR3B	+	0.458	4.115	3	f
14	COUNTING_count_3_I_82:A	net	COUNTING_count_3_DWACT_ADD_CI_0_g_array_3[0]		+	0.364	4.479		f
15	COUNTING_count_3_I_82:Y	cell		ADLIB:NOR2B	+	0.380	4.859	2	f
16	COUNTING_count_3_I_61:A	net	COUNTING_count_3_DWACT_ADD_CI_0_g_array_11_1[0]		+	0.760	5.619		f
17	COUNTING_count_3_I_61:Y	cell		ADLIB:AX1C	+	0.719	6.338	1	f
18	Q[11]:D	net	COUNTING_count_3[11]		+	0.205	6.543		f
19	data arrival time						6.543		
20	<b>Data required time calculation</b>								
21	CLK	Clock Constraint				5.714	5.714		
22	Q[11]:CLK	clock network			+	1.799	7.513	r	
23	Q[11]:D	Library setup		ADLIB:DFN1 C1	-	0.402	7.111		
24	data required time						7.111		

Right click  
in window  
to zoom

## ■ Hold Check is Displayed in the Minimum Delay Analysis View



## ■ Hold Check Calculation

- **Arrival time = Launch edge (0) + min Clock to FF1 + min Data path**
- **Required time = Launch edge (0) + max Clock to FF2 + Hold of FF2**
- **Slack = Arrival – Required = Violation if < 0**

# SmartTime Hold Check (cont.)



Minimum Delay Analysis View

From: \* To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Hold (ns)	Skew (ns)
1	g2_2_I2M1/current_state[15]:CLK	g2_2_I2M1/current_state[14]:D	0.491	0.458	1.829	1.371	0.000	-0.033
2	g2_4_I2M1/current_state[14]:D	g2_4_I2M1/current_state[14]:D	0.492	0.472	1.829	1.371	0.000	0.000

	Pin Name	Type	Ref Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge	
1	<b>From: g2_2_I2M1/current_state[15]:CLK</b>									
2	<b>To: g2_2_I2M1/current_state[14]:D</b>									
3	data arrival time							1.829		
4	data required time							1.371		
5	slack							0.458		
6	<b>Data arrival time calculation</b>									
7	clock_160					0.000	0.000			
8	g2_2_I2M1/current_state[15]:CLK	clock network			+	1.338	1.338			
9	g2_2_I2M1/current_state[15]:Q	cell		ADLIB:DFN1 C0	+	0.306	1.644			
10	g2_2_I2M1/current_state[14]:D	net	g2_2_I2M1/current_state[15]		+	0.185	1.829			
11	data arrival time							1.829		
12	<b>Data required time calculation</b>									
13	clock_160	Clock Constraint				0.000	0.000			
14	g2_2_I2M1/current_state[14]:CLK	clock network			+	1.371	1.371			
15	g2_2_I2M1/current_state[14]:D	Library hold		ADLIB:DFN1 C0	+	0.000	1.371			
16	data required time							1.371		

## ■ Hold Check

- **Arrival time = Launch edge (0) + min Clock to FF1 + min Data path**
- **Required time = Capture edge (0) + max Clock to FF2 + Hold of FF2**
- **Slack = Arrival – Required = Violation if < 0**





# SmartTime

## External Setup Check



- External Setup Defines the Timing Requirements at the Input Pins
- External Setup Check is Displayed in the Maximum Delay Analysis View for Each Clock Domain



### ■ External Setup Check Calculation

- **Arrival time = max Input Pad to FF1**
- **Required time = min Clock to FF1 - Setup of FF1**
- **External Hold = Arrival - Required**





# SmartTime External Setup Check



Maximum Delay Analysis View

From: \* To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	External Setup (ns)
1	cp3_in(4)	g2_4_I2/I1/bufin[0]:D	2.576		2.576		0.402	1.062
2	cp3_in(1)	g2_1_I2/I1/bufin[0]:D	1.904		1.904		0.402	0.402

	Pin Name	Type	Net Name	Cell Name	On	Delay (ns)	Total (ns)	Fanout	Edge
1	<b>From: cp3_in(4)</b>								
2	<b>To: g2_4_I2/I1/bufin[0]:D</b>								
3	data required time						N/C		
4	data arrival time				-		2.576		
5	slack						N/C		
6	<b>Data arrival time calculation</b>								
7	cp3_in(4)					0.000	0.000		r
8	cp3_in_pad[4]/U0/U0:PAD	net	cp3_in[4]		+	0.000	0.000		r
9	cp3_in_pad[4]/U0/U0:Y	cell		ADLIB:IOPAD_IN	+	0.747	0.747	1	r
10	cp3_in_pad[4]/U0/U1:YIN	net	cp3_in_pad[4]/U0/NET1		+	0.000	0.747		r
11	cp3_in_pad[4]/U0/U1:Y	cell		ADLIB:IOIN_IB	+	0.032	0.779	1	r
12	g2_4_I2/I1/bufin[0]:D	net	cp3_in_c[4]		+	1.797	2.576		r
13	data arrival time						2.576		
14	<b>Data required time calculation</b>								
15	clock_160					N/C	N/C		
16	g2_4_I2/I1/bufin[0]:CLK	clock network			+	1.916	N/C		r
17	g2_4_I2/I1/bufin[0]:D	Library setup		ADLIB:DFN1 C0	-	0.402	N/C		

## External Setup Check

- **Arrival time = max Input Pad to FF1**
- **Required time = min Clock to FF1 - Setup of FF1**
- **External Setup = Arrival - Required**



# External Setup Check w/ Input Delay Constraint



## ■ Enter Constraint as Input Delay

Set Input Delay Constraint

Show by:  Input Delay  External Setup/Hold

Input Port: [ ]

Clock Port: [ ]

FF1

FF2

Input Port

Clock Port

FPGA

Clock Port

Use same value for min and max

Maximum Delay: [ ] ns

Minimum Delay: [ ] ns

Input Port

Data(0)

Data(1)

Comment: [ ]

Help OK Cancel



# External Setup Check w/ Input Delay Constraint



Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Setup (ns)
D_in[7]	DataD[7]:D	3.573	0.257	11.073	11.330	0.402	2.243

Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
<b>Data arrival time calculation</b>								
mclk					0.000	0.000		
D_in[7]	Input Delay Constraint			+	7.500	7.500		r
D_in_pad[7]U0U0:PAD	net	mclk_c			0.000	7.500		r
D_in_pad[7]U0U0:Y	cell		ADLIB:IOPAD_IN	+	0.898	8.398	1	r
D_in_pad[7]U0U1:YIN	net	D_in_pad[7]U0:NET1		+	0.000	8.398		r
D_in_pad[7]U0U1:Y	cell		ADLIB:IOIN_IB	+	0.032	8.430	1	r
DataD[7]:D	net	D_in_c[7]		+	2.643	11.073		r
data arrival time						11.073		
<b>Data required time calculation</b>								
mclk	Clock Constraint				10.000	10.000		
mclk_padU0U0:PAD	net	mclk		+	0.000	10.000		r
mclk_padU0U0:Y	cell		ADLIB:IOPAD_IN	+	0.898	10.898	1	r
mclk_padU0U1:A	net	mclk_padU0:NET1		+	0.000	10.898		r
mclk_padU0U1:Y	cell		ADLIB:CLKIO	+	0.260	11.158	200	r
DataD[7]:CLK	net	mclk_c		+	0.574	11.732		r
DataD[7]:D	Library setup time		ADLIB:DFN1C0	-	0.402	11.330		
data required time						11.330		

## External Setup Check Calculation


- Arrival time = Launch edge (0) + max input delay + max Data path
- Required time = Capture edge (T) + min Clock to FF1 – Setup of FF1
- Slack = Required – Arrival = Violation if < 0



# External Setup Check w/ External Setup Constraint



- Enter Constraint as External Setup/Hold



# External Setup Check w/ External Setup Constraint



SmartTime [find\_min \*] - [Maximum Delay Analysis View]

File Edit View Actions Tools Window Help

From: \* To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	External Setup (ns)
1	D_in[7]	DataD[7]:D	3.573	0.257	3.573	3.830	0.40	2.243

Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
<b>From: D_in[7]</b>								
<b>To: DataD[7]:D</b>								
						3.830		
						3.573		
						0.257		

Data arrival time calculation								
D_in[7]					0.000	0.000		r
D_in_pad[7]U0/U0:PAD	net	D_in[7]		+	0.000	0.000		r
D_in_pad[7]U0/U0:Y	cell		ADLIB:IOPAD_IN	+	0.898	0.898	1	r
D_in_pad[7]U0/U1:YIN	net	D_in_pad[7]U0/NET1		+	0.000	0.898		r
D_in_pad[7]U0/U1:Y	cell		ADLIB:IOIN_IB	+	0.032	0.930	1	r
DataD[7]:D	net	D_in_c[7]		+	2.643	3.573		r
						3.573		

Data required time calculation								
mclk	External Setup Constraint					2.500	2.500	
DataD[7]:CLK	Clock network			+	1.732	4.232		r
DataD[7]:D	Library setup time		ADLIB:DFN1 C0	-	0.402	3.830		
						3.830		



Ready Temp: COM Volt: COM Speed: -2

## External Setup Check Calculation

- Arrival time = Launch edge (0) + max input delay + max Data path
- Required time = Capture edge (T) + min Clock to FF1 – Setup of FF1
- Slack = Required – Arrival = Violation if < 0



- External Hold Defines the Timing Requirements at the Input Pins
- External Hold Check is Displayed in the Minimum Delay Analysis View for Each Clock Domain



### ■ External Hold Check Calculation

- Arrival time = min Input Pad to FF1
- Required time = max Clock to FF1 - Hold of FF1
- External Hold = Arrival - Required

# SmartTime

## External Hold Check



Minimum Delay Analysis View

From: \* To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Hold (ns)	External Hold (ns)
1	a	reg1/U0:D	1.208		1.208		0.00	0.890


	Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
1	From: a								
2	To: reg1/U0:D								
3	data arrival time						1.208		
4	data required time				-		N/C		
5	slack						N/C		
6	Data arrival time calculation								
7	a					0.000	0.000		f
8	inbuga/U0/U0:PAD	net	a		+	0.000	0.000		f
9	inbuga/U0/U0:Y	cell		ADLIB:IOPAD_IN	+	1.016	1.016	1	f
10	inbuga/U0/U1:A	net	inbuga/U0/NET1		+	0.000	1.016		f
11	inbuga/U0/U1:Y	cell		ADLIB:IOFIFO_INBUF	+	0.023	1.039	1	f
12	inbuga/U0/U2:A	net	inbuga/U0/NET2		+	0.000	1.039		f
13	inbuga/U0/U2:Y	cell		ADLIB:IOI_BUFF	+	0.024	1.063	1	f
14	reg1/U0:D	net	s1		+	0.145	1.208		f
15	data arrival time						1.208		
16	Data required time calculation								
17	clk1					N/C	N/C		
18	reg1/U0:CLK	clock network			+	2.098	N/C		r
19	reg1/U0:D	Library hold		ADLIB:DFEG	+	0.000	N/C		

### External Hold Check – Minimum Delay Analysis View

- Arrival time = min Input Pad to FF1
- Required time = max Clock to FF1 + Hold of FF1
- Slack = Arrival – Required = Violation if < 0



- Clock to Output is Displayed in the Maximum Delay Analysis View for Each Clock Domain



### ■ Clock to Output Calculation

- Arrival time = Launch edge (0) + max Data path
- Required time = Capture edge (T)
- Slack = Required – Arrival = Violation if < 0



# Clock to Output Check w/ Output Delay Constraint



## ■ Enter Constraint as Output Delay

Set Output Delay Constraint

Show By:  Output Delay  Clock-to-Output

Clock Port: [ ] Output Port: [ ]

FF1 FF2

FPGA

Clock Port

Use same value for min and max

Minimum Delay: [ ] ns Maximum Delay: [ ] ns

Data(0) Data(1)

Output Port

Comment:

Help OK Cancel



# Clock to Output Check w/ Output Delay Constraint



SmartTime [find\_min] - [Maximum Delay Analysis View]

File Edit View Actions Tools Window Help

From: \* To: \*

Apply Filter Store Filter Reset Filter

Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Clock to Out (ns)
1 dmin3[27]:CLK	DataMin[27]	3.999	1.748	5.752	7.50	5.752

Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
<b>From: dmin3[27]:CLK</b>								
<b>To: DataMin[27]</b>								
						7.500		
						5.752		
						1.748		
<b>Data arrival time calculation</b>								
mclk					0.000	0.000		
mclk_pad[U0A]0:PAD	net	mclk		+	0.000	0.000		r
mclk_pad[U0A]0:Y	cell		ADLIB:IOPAD_IN	+	0.898	0.898	1	r
mclk_pad[U0A]1:A	net	mclk_pad[U0]NET1		+	0.000	0.898		r
mclk_pad[U0A]1:Y	cell		ADLIB:CLKIO	+	0.260	1.158	200	r
dmin3[27]:CLK	net	mclk_c		+	0.595	1.753		r
dmin3[27]:Q	cell		ADLIB:DFN1E0C0	+	0.535	2.288	1	f
DataMin_pad[27]U0A]1:D	net	dmin3_cf[27]		+	0.233	2.521		f
DataMin_pad[27]U0A]1:DOUT	cell		ADLIB:IOTRI_OB_EB	+	0.492	3.013	1	f
DataMin_pad[27]U0A]0:D	net	DataMin_pad[27]U0]NET1		+	0.000	3.013		f
DataMin_pad[27]U0A]0:PAD	cell		ADLIB:IOPAD_TRI	+	2.739	5.752	0	f
DataMin[27]	net	DataMin[27]		+	0.000	5.752		f
						5.752		
<b>Data required time calculation</b>								
mclk					10.000	10.000		
DataMin[27]		Output Delay Constraint		-	2.500	7.500		
						7.500		

Ready

## Setup Check


- Arrival time = Launch edge (0) + max Data path
- Required time = Capture edge (T) – Output Delay
- Slack = Required – Arrival = Violation if < 0



# Clock to Output Check w/ Clock to Output Constraint



- Enter Constraint as Clock-to-Out



# Clock to Output Check w/ Output Delay Constraint



SmartTime [find\_min \*] - [Maximum Delay Analysis View]

File Edit View Actions Tools Window Help

From: \* To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Clock to Out (ns)
1	dmin3[27]:CLK	DataMin[27]	3.999	1.748	5.752	7.500	5.752

Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
<b>From: dmin3[27]:CLK</b>								
<b>To: DataMin[27]</b>								
data required time						7.500		
data arrival time					-	5.752		
slack						1.748		

**Data arrival time calculation**

mclk					0.000	0.000		
mclk_pad[U0A0]:PAD	net	mclk		+	0.000	0.000		r
mclk_pad[U0A0]:Y	cell		ADLIB:IOPAD_IN	+	0.898	0.898	1	r
mclk_pad[U0A1]:A	net	mclk_pad[U0]NET1		+	0.000	0.898		r
mclk_pad[U0A1]:Y	cell		ADLIB:CLKIO	+	0.260	1.158	200	r
dmin3[27]:CLK	net	mclk_c		+	0.595	1.753		r
dmin3[27]:Q	cell		ADLIB:DFM1E0C0	+	0.535	2.288	1	f
DataMin_pad[27]:U0A1:D	net	dmin3_c[27]		+	0.233	2.521		f
DataMin_pad[27]:U0A1:DOUT	cell		ADLIB:IOTRI_OB_EB	+	0.492	3.013	1	f
DataMin_pad[27]:U0A0:D	net	DataMin_pad[27]:U0]NET1		+	0.000	3.013		f
DataMin_pad[27]:U0A0:PAD	cell		ADLIB:IOPAD_TRI	+	2.739	5.752	0	f
DataMin[27]	net	DataMin[27]		+	0.000	5.752		f
data arrival time						5.752		

**Data required time calculation**

mclk		Max Clock To Out Constraint				7.500	7.500	
DataMin[27]						7.500	7.500	f
data required time						7.500		

Ready Temp: COM Volt: COM Speed: -2

## ■ Setup Check

- Arrival time = Launch edge (0) + max Data path
- Required time = Capture edge (T) – Output Delay
- Slack = Required – Arrival = Violation if < 0



- Provides more accurate min delay evaluation
  - Precise hold-time analysis
  - Silicon characterization-based approach
    - ◆ Based on the spread of the characterization curve
  - Endorsed on all paths in a clock domain when the clock is using a global network
  - Viewed in the SmartTime “Minimum Delay View”





# The Min-Delay Problem: Gate delays Case Study



Case analysis:

B, T, W

*Includes Process, Voltage, & Temperature*




- **SETUP Check requires the longest data path:**
  - $d_{WM}$ ,  $d_{TM}$ , or  $d_{BM}$  of Gate-A depending on the case under analysis
- **HOLD Check requires the shortest data path:**
  - $d_{WM}$ ,  $d_{TM}$ , or  $d_{BM}$  of Gate-A depending on the case under analysis



# The Min-Delay Problem: An Example



## ■ Example



## ■ Theoretically

- Setup check uses longest data path delay =  $\text{Max} ( \sum (\text{Max}(\text{Gate}_i)) ) = 23$
- Hold check uses shortest data path delay =  $\text{Min} ( \sum (\text{Min}(\text{Gate}_i)) ) = 11$

## ■ So far, we had no Min(Gate) delay, so we use Max(Gate) delay

- Shortest data path delay =  $\text{Min} ( \sum (\text{Max}(\text{Gate}_i)) ) = 18$


## ■ Therefore, we were overestimating the minimum data path delay




# Enhanced Min-Delay (EMD) Application




## Register-to-Register hold



## External hold



## Clock to out





# Enhanced Min-Delay (EMD) *Support & Limitations*



## ■ Supported Products

- Release 6.3: APA, AX, RTAX-S
- Future: A3P/E and all future products

## ■ New versus Existing Designs

- EMD only activated for designs started in 6.3 and beyond

## ■ Resources

- EMD is endorsed on all paths in a clock domain when the clock is using a global network

## ■ Other Limitations

- No SDF(min) export
- No TDPR support in addressing min-delay violations





# Timing Analysis with SmartTime



- Design Summary
- Setup and Hold Checks
- **Cross Clock Domain Analysis**
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools





## SmartTime Performs Setup Check Across Clock Domains

- SmartTime Looks at the Relationship Between the Active Clock Edges Over a Full **Repeating Cycle**, Equal to the Least Common Multiple of the Two Clock Periods
- For Each Capture Edge at the Destination Flip-flop, SmartTime Assumes That the Corresponding Launch Edge Is the Nearest Source Clock Edge Occurring Before the Capture Edge




# SmartTime

## Activating Cross-Clock Domain Analysis



- Activate Cross-clock Domain Analysis for a Particular Clock Domain
  - SmartTime Automatically Detects All Other Clock Domains With Paths Ending at Selected Clock Domain



# SmartTime

## Cross-Clock Domains in SmartTime



Maximum Delay Analysis View

From: \* To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)
1	reg1/U0:CLK	reg4/U0:D	2.262	-0.496	5.310	4.814	0.234

	Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
1	clk1					0.000	0.000		
2	reg1/U0:CLK	clock network			+	3.048	3.048		r
3	reg1/U0:Q	cell		ADLIB:DFEG	+	0.673	3.721	1	r
4	a2_1:A	net	s3		+	0.106	3.827		r
5	a2_1:Y	cell		ADLIB:AND2	+	0.641	4.468	2	r
6	a2_2:B	net	s5		+	0.106	4.574		r
7	a2_2:Y	cell		ADLIB:AND2	+	0.630	5.204	1	r
8	reg4/U0:D	net	s6		+	0.106	5.310		r
9	data arrival time						5.310		
10									
11	clk2					2.000	2.000		
12	reg4/U0:CLK	clock network			+	3.048	5.048		r
13	reg4/U0:D	Library setup		ADLIB:DFEG	-	0.234	4.814		
14	data required time						4.814		
15									
16	data required time						4.814		
17	data arrival time				-		5.310		
18	slack						-0.496		

Inter clock domain  
clk1 to clk2

Inter clock domain  
clk2 to clk1




# Timing Analysis with SmartTime



- Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- **Adding User Sets and Filtering**
- Customizing the Analysis View
- Cross-Probing with MVN Tools



- Users Can Create and Manage Custom Path Sets for Timing Analysis
  - Custom Path Sets Appear Under User Sets in Domain Browser



Right click in domain browser area

# SmartTime

## Adding Path Sets (cont.)



### ■ Enter Path Set Name and Select Source and Sink Pins

**Add Path Analysis Set**

Name:

Trace from:  Source to sink  Sink to source

Source Pins:

- Q[0]:CLK
- Q[10]:CLK
- Q[11]:CLK
- Q[12]:CLK
- Q[13]:CLK
- Q[14]:CLK
- Q[15]:CLK
- Q[1]:CLK
- Q[2]:CLK
- Q[3]:CLK
- Q[4]:CLK
- Q[5]:CLK
- Q[6]:CLK
- Q[7]:CLK

Sink Pins:

Filter source pins:

Pin Type: Registers by pin name

\*  Filter

Filter sink pins:

Pin Type: Registers by pin name

\*  Filter

Help OK Cancel

Enter path set name

Filtering for source and sink pins





# SmartTime

## Adding Path Sets (cont.)



### ■ Maximum Delay Analysis View With Added Path Set

The screenshot shows the 'Maximum Delay Analysis View' window. On the left is a tree view with categories: Summary, CLK, Register to Register, External Setup, Clock to Output, Pin to Pin, Input to Output, and User Sets. Under 'User Sets', a custom path set named 'Set1' is highlighted with a blue arrow. The main area contains a table with columns: Source Pin, Sink Pin, Delay (ns), and Slack (ns). Below this is a detailed view of the selected path set.

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)
1	Q[1]:CLK	Q[1]:D	1.360	3.978
2	Q[1]:CLK	Q[12]:D	5.332	5.684
3	Q[1]:CLK	Q[11]:D	4.507	6.490
4	Q[1]:CLK	Q[13]:D	4.407	6.627

	Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	F
1	From: Q[1]:CLK							
2	To: Q[11]:D							

Custom Path Set



- Filters Can Be Used to Limit Path Set Content
  - Filters Are Displayed Below Set Under Which It Was Created
  - Filters Can Be Nested

Enter source and sink pins for filter

The screenshot shows the 'Maximum Delay Analysis View' window. On the left is a tree view with 'MAX' at the top, followed by 'Summary', 'CLK', 'Register to Register', 'External Setup', 'Clock to Output', 'Pin to Pin', 'Input to Output', 'User Sets', and 'Set1'. The main area has a 'From' field containing 'Q[1]:CLK' and a 'To' field containing '\*'. Below these fields are 'Apply Filter', 'Store Filter', and 'Reset Filter' buttons. A table displays analysis results with columns: Source Pin, Sink Pin, Delay (ns), Slack (ns), Arrival (ns), Required (ns), Setup (ns), and Minin Period. A 'Store Filter as Analysis Set' dialog box is open in the foreground, with 'Name:' set to 'Filter1' and 'OK', 'Cancel', and 'Help' buttons.

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Minin Period
1	Q[1]:CLK					7.166	0.376	
2	Q[1]:CLK					12.844	0.376	
3	Q[1]:CLK					12.825	0.402	
4	Q[1]:CLK					12.862	0.376	
5	Q[1]:CLK					12.845	0.376	
6	Q[1]:CLK					12.825	0.402	
7	Q[1]:CLK					12.845	0.376	
8	Q[1]:CLK					12.825	0.402	

# SmartTime Filtering Management (cont.)



Stored Filter

**Maximum Delay Analysis View**

From: Q[1]:CLK To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Minim Period
1	Q[1]:CLK	Q[1]:D	1.360	3.978	3.188	7.166	0.376	
2	Q[1]:CLK	Q[12]:D	5.332	5.684	7.160	12.844	0.376	

	Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	F
1	From: Q[1]:CLK							
2	To: Q[1]:D							
3	data required time						7.166	



# Timing Analysis with SmartTime



- Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- **Customizing the Analysis View**
- Cross-Probing with MVN Tools



### ■ Timing Information in Path List Is Customizable

- Add or Remove Columns for Each Type of Path Set

Right-click in Table Header and Select "Customize Table"

The screenshot shows the 'Maximum Delay Analysis View' window. On the left is a tree view with 'Summary' expanded to show 'CLK' and its sub-items: 'Register to Register', 'External Setup', 'Clock to Output', 'Pin to Pin', 'Input to Output', and 'User Sets'. The main area displays a table with columns: Sink Pin, Delay, Slack, Arrival, Required, Setup, and Minimum. A context menu is open over the table header with options 'Customize table' and 'Recalculate table'. A blue arrow points from the text 'Right-click in Table Header and Select "Customize Table"' to the 'Customize table' option. Another blue arrow points from the text 'Click upper left corner to select entire table' to the upper-left corner of the table area. The 'Customize Analysis View' dialog box is overlaid on the right, showing 'Available fields' and 'Show these fields in this order'.

**Available fields:**

- Clock
- Source Clock Edge
- Destination Clock Edge
- Clock Constraint (ns)
- Max Delay Constraint (ns)
- Multicycle Constraint

**Show these fields in this order:**

- Source Pin
- Sink Pin
- Delay (ns)
- Slack (ns)
- Arrival (ns)
- Required (ns)
- Setup (ns)
- Minimum Period (ns)
- Skew (ns)

Click upper left corner to select entire table

# Timing Analysis with SmartTime



- Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- **Cross-Probing with MVN Tools**



# SmartTime

## Cross-Probing with MultiView Navigator



### ■ Cross-probe between SmartTime and MVN Tools

The screenshot shows the 'Maximum Delay Analysis View' window. On the left is a tree view with categories like 'Summary', 'CLK', 'Register to Register', 'External Setup', 'Clock to Output', 'Pin to Pin', 'Input to Output', and 'User Sets'. The main area contains a table with columns: Source Pin, Sink Pin, Delay (ns), Slack (ns), Arrival (ns), Required (ns), Setup (ns), and Minimum Period (ns). A context menu is open over the table, listing options such as 'Copy', 'Print', 'Add False Path Constraint', 'Add Max Delay Constraint', 'Add Multicycle Path Constraint', 'Expand selected paths', and 'Cross-probe selected paths'. A blue arrow points from the 'Cross-probe selected paths' option to the ChipPlanner view below. The ChipPlanner view shows a grid of cells with a red path highlighted, representing the selected path from the table.

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Minimum Period (ns)	S
1			4.744	0.568	6.543	7.111	0.402	5.146	
2			4.725	0.606	6.524	7.130	0.376	5.108	
3			4.711	0.621	6.510	7.131	0.376	5.093	

Select path and right click

Path Highlighted in ChipPlanner

# Timing Reports






- SmartTime Can Generate Two Types of Reports:
  - Timing Report
  - Timing Violation Report
- Timing Report Contains Timing **Information** of the Design in a **Text Format**
  - **Information Can Be Customized**
- Timing Violation Report Contains a **Flat** List of Paths With Timing Violations (**No Breakdown by Clock Domain**).

# SmartTime

## Timing Report Options




### ■ Include Summary in Timing Report




### ■ Paths & Sets Options

#### ● Include User Defined Sets in Timing Report



### ■ Clock Domains

- Specify Clock Domains to be Included in the Timing Report



### ■ Header

- Design Information, Operating Conditions...

### ■ Summary

- Data-sheet (Freq, ext setup/hold, min/max clock-to-out...)

### ■ Clock Domain Details

- Path Sets (reg2reg, in2reg, reg2out, Custom...)
  - ◆ Path Details
  - ◆ Expanded Paths

### ■ Inter-clock Domain Details

### ■ Pin-to-pin Path

- Path Sets (in2out, Custom...)



# SmartTime

## Summary Section in Timing Report



- **Clock Domain:** p\_spi\_clk
  - **Period (ns):** 9.334
  - **Frequency (MHz):** 107.135
  - **External Setup(ns):** 2.103
  - **External Hold( ns):** 2.599
  - **Min Clock-To-Out (ns):** 5.302
  - **Max Clock-To-Out (ns):** 8.261

- **Clock Domain:** q\_spi\_clk
  - **Period (ns):** 9.334
  - **Frequency (MHz):** 107.135
  - **External Setup(ns):** 2.103
  - **External Hold( ns):** 2.599
  - **Min Clock-To-Out (ns):** 5.302
  - **Max Clock-To-Out (ns):** 8.261

- **In-to-Out:**
  - **Min Delay (ns):** 4.569
  - **Max Delay (ns):** 8.246



# SmartTime

## Clock Details in Timing Report 1/2



Clock Domain: p\_spi\_clk

### Path-Set Register-to-Register

#### Path 1

**From:** B\_mbuf/r\_adr[0]:CLK  
**To:** B\_mbuf/clear[1]:D  
**Delay:** 8.090  
**Slack:** -5.218  
**Arrival:** 16.331  
**Departure:** 11.113  
**Minimum period:** 0.2359  
**Skew:** 45.023

#### Path 2

-----

#### Path 3

-----

#### Expanded path 1

-----

### Path-Set In-to-Register

.....



# SmartTime

## Clock Details in Timing Report 2/2



### Clock Domain: p\_spi\_clk

#### Path-Set Register-to-Register

Path 1

Path 2

Expanded path 1

Total(ns)	Op	Delay(ns)	PinName (edge)	Type/name
0.000			p_spi_clk	Clock network
1.912	+	1.912	B_mbuf/r_adr[0]:CLK (r)	Cell: ADLIB:AO21TTF
2.169	+	0.257	B_mbuf/clear_d_1[1]:Y (f)	Net: B_mbuf/clear_d_1[1]_net_1
2.458	+	0.289	B_mbuf/clear[1]:D (f)	
<b>2.458</b>				<b>data arrival time</b>
<hr/>				
4.000			p_spi_clk	Clock network
7.879	+	1.879	B_mbuf/clear[1]:CLK (r)	Library setup ADLIB:DFFC
7.113	-	0.766	B_mbuf/clear[1]:D	
<b>7.113</b>				<b>data required time</b>
<hr/>				
<b>7.113</b>				<b>data required time</b>
<b>2.458</b>				<b>data arrival time</b>
<b>4.655</b>				<b>slack</b>

#### Path-Set In-to-Register

.....






# SmartTime

## Timing Violations Report Options




### ■ General Options

- Specify Maximum or Minimum Delay Analysis
- Enter Slack Threshold



### ■ Path Options

#### ● Limit Number of Reported Paths



### ■ Header

- Design Information, Operating Conditions...

### ■ Paths

- List of Paths With Timing Violations



# SmartTime Violation Report



**COUNT16 - Timing\_violations Report**

File Actions Help

Timing Violation Report Max Delay Analysis

Timer Version 2.0  
Actel Corporation - Actel Designer Software Release 6.2 (Version 6.2.0.23)  
Copyright (c) 1989-2005  
Date: Tue May 31 15:06:43 2005

Design: COUNT16  
Family: ProASIC3  
Die: A3P060  
Package: 100 VQFP  
Temperature: COM  
Voltage: COM  
Speed Grade: -2  
Design State: Post-Layout  
Min Operating Condition: BEST  
Max Operating Condition: WORST

Path 1

From:	Q[8]:CLK
To:	Q(8)
Delay (ns):	5.048
Slack (ns):	-2.382
Arrival (ns):	6.846
Required (ns):	4.464

Path 2

From:	Q[11]:CLK
To:	Q(11)
Delay (ns):	4.774
Slack (ns):	-2.109
Arrival (ns):	6.573
Required (ns):	4.464



# SmartTime 7.2 New Features



- Clock Source Latency
- Asynchronous Signals
- Datasheet Report
- Ease-of-Use
  - Analyzing the clock network
  - Path Set improvements
  - Automatic creation of Generated clocks



# Clock Source Latency: Analysis



Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
<b>From: irci:CLK To: iry1:D</b>								
data required time						6.566		
data arrival time				-		8.285		
slack						-1.719		
<b>Data arrival time calculation</b>								
clk					0.000	0.000		
	Clock source latency			+	0.500	0.500		r
irci:CLK	Clock network			+	5.573	6.073		r
irci:Q	cell		ADLIB:DFEG	+	0.673	6.746	1	r
iadd2/add0_FCINST1:A	net	rci		+	0.151	6.897		r
iadd2/add0_FCINST1:FCO	cell		ADLIB:FCINIT_BUFF	+	0.543	7.440	1	r
iadd2/add0:FCI	net	iadd2/add0_FCNET1		+	0.000	7.440		r
iadd2/add0:FCO	cell		ADLIB:ADD1	+	0.075	7.515	1	r
iadd2/add1:FCI	net	iadd2/c0		+	0.000	7.515		r
iadd2/add1:S	cell		ADLIB:ADD1	+	0.610	8.125	1	r
iry1:D	net	sy[1]		+	0.160	8.285		r
data arrival time						8.285		
<b>Data required time calculation</b>								
clk	Clock Constraint				4.000	4.000		
	Clock source latency			+	-0.250	3.750		r
iry1:CLK	Clock network			+	3.050	6.800		r
iry1:D	Library setup time		ADLIB:DFEG	-	0.234	6.566		
data required time						6.566		


Late Launch

Early Capture



## ■ Definition


- An asynchronous signal should not be de-activated around the active clock edge



- Recovery needs to be checked in Max delay analysis
- Removal needs to be checked in Min delay analysis

# Removal/Recovery Checks

## ■ Activation: SmartTime Options dialog




## ■ By default:

- No check is done on asynchronous signals
- Signals don't propagate through asynchronous pin of registers




# Removal/Recovery Checks

- Example: Active low reset with synchronous de-activation



# Removal/Recovery Checks


## ■ Recovery/Removal Check



- Minimum period is limited by the propagation between the reset register and the other registers.


# Removal/Recovery Checks

## External Recovery/Removal



# Removal/Recovery Checks

## ■ External Setup/Hold



# Removal/Recovery Checks: Analysis



**Maximum Delay Analysis View**

From: \* To: \*

Apply Filter Store Filter Reset Filter

	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Recovery (ns)	Minimum Period (ns)	Skew (ns)
1	regst:CLK	reg2:CLR	1.336	2.688	3.107	5.795	0.222	2.312	0.754
2	regst:CLK	reg1:CLR	1.279	3.061	3.050	6.111	0.222	1.939	0.438

	Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
1	<b>From: regst:CLK</b>								
	<b>To: reg2:CLR</b>								
	data required time						5.795		
	data arrival time				-		3.107		
	slack						2.688		
	<b>Data arrival time calculation</b>								
	clock					0.000	0.000		
	regst:CLK	Clock network			+	1.771	1.771		r
	regst:Q	cell		ADLIB:DFN1C0	+	0.434	2.205	2	r
	reg2:CLR	net	synreset		+	0.902	3.107		r
	data arrival time						3.107		
	<b>Data required time calculation</b>								
	clock	Clock Constraint				5.000	5.000		
	reg2:CLK	Clock network			+	1.017	6.017		r
	reg2:CLR	Library recovery time		ADLIB:DFN1C0	-	0.222	5.795		
	data required time						5.795		



## ■ Content

### ● Pin Description

- ◆ Pin location on the package
- ◆ Port name
- ◆ Type (input, output, inout, clock)
- ◆ I/O Technology used

### ● DC Timing Characteristics

- ◆ Electrical parameters of each I/O technology (slew, output load, voltages,)

### ● AC Timing Characteristics

- ◆ External Timing Requirements

## ■ New analysis view in the SmartTime Analyzer

## ■ New report

- Text format or CSV (Comma Separated Value)



- Maximum clock frequency for all external clocks
- External Setup/Recovery/Hold/Removal for each input ports with respect to external clocks
- Clock-to-out for output ports
- Input-to-Output for combinational paths



# Datasheet: Example



## Pin Description

Name	Location	Type	Techno
a[0]	J14	Input	LVC MOS15
b[0]	H15	Input	LVC MOS25
reset	K1	Input	SSTL2I
ci	B8	Input	LVTTL (1)
clk	R7	Clock	GTL P25
y[0]	C9	Output	LVTTL (2)
co	B7	Output	LVTTL (3)
en	L2	Input	PCI

## DC Electrical Characteristics

Name	Vcci (V)	Resistor Pull	Input Delay	Hot Swappable	Vccr (V)	Output Drive (mA)	Slew	Output Load
GTL P25	2.5		no	yes	1			
LVC MOS15	1.5	Up	no	yes				
LVC MOS25	2.5	None	no	yes				
LVTTL (1)	3.3	None	no	yes				
LVTTL (2)	3.3	None		yes		24	Low	35
LVTTL (3)	3.3	None		yes		12	High	40
PCI	3.3		no	no				
SSTL2I	2.5		no	yes	1.25			





# Datasheet: Example



## AC Electrical Characteristics

Description				Min	Max	Unit
Clock frequency	clk				189.143	MHz
Clock period	clk			5.287		ns
Setup time	a[0]	before	clk (rise)	-0.946		ns
Setup time	b[0]	before	clk (rise)	-2.642		ns
Setup time	ci	before	clk (rise)	-3.100		ns
Setup time	reset	before	clk (rise)	-0.096		ns
Hold time	a[0]	after	clk (rise)	-1.278		ns
Hold time	b[0]	after	clk (rise)	-2.062		ns
Hold time	ci	after	clk (rise)	-2.241		ns
Hold time	reset	after	clk (rise)	-0.429		ns
Recovery time	reset	before	clk (rise)	-0.266		ns
Removal time	reset	after	clk (rise)	-0.429		ns
Propagation delay	clk (rise)	to	co	3.545	7.420	ns
Propagation delay	clk (rise)	to	y[0]	6.720	14.309	ns



# Clock Network Details



Pin Name	Type	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
<b>From: irci:CLK</b>								
<b>To: iry1:D</b>								
data required time						6.816		
data arrival time				-		7.785		
slack						<b>-0.969</b>		

## Data arrival time calculation

clk					0	0		
irci:CLK	Clock network			+	<b>5.573</b>	5.573		r
irci:Q	cell		ADLIB:DFEG	+	0.673	6.246	1	r
iadd2/add0_FCINST1:A	net	rci		+	0.151	6.397		r
iadd2/add0_FCINST1:FCO	cell		ADLIB:FCINIT_BUF	+	0.543	6.94	1	r
iadd2/add0:FCI	net	iadd2/add0_FCNET1		+	0	6.94		r
iadd2/add0:FCO	cell		ADLIB:ADD1	+	0.075	7.015	1	r
iadd2/add1:FCI	net	iadd2/c0		+	0	7.015		r
iadd2/add1:S	cell		ADLIB:ADD1	+	0.61	7.625	1	r
iry1:D	net	sy[1]		+	0.16	7.785		r
data arrival time						7.785		

## Data required time calculation


clk	Clock Constraint					4		
iry1:CLK	Clock network			+	<b>3.05</b>	7.05		r
iry1:D	Library setup time		ADLIB:DFEG	-	0.234	6.816		
data required time						6.816		

$$\text{Skew} = 5.573 - 3.05 = 2.523 \text{ ns}$$



# Clock Network Details

## ■ Menu: Tools > Options



# Clock Network Details



Pin Name	Type	Net Name	Cell Name	Op Delay (ns)	Total (ns)	Fanout	Edge
<b>From: irci:CLK</b>							
<b>To: iry1:D</b>							
data required time					6.816		
data arrival time				-	7.785		
slack					-0.969		
<b>Data arrival time calculation</b>							
clk					0	0	
clkkin/U0/U0:PAD	net	clk		+	0	0	r
clkkin/U0/U0:Y	cell		ADLIB:IOPAD_IN	+	1.652	1.652	1 r
clkkin/U0/U1:A	net	clkkin/U0/NET1		+	0	1.652	r
clkkin/U0/U1:Y	cell		ADLIB:RCLKMUX	+	0.116	1.768	4 r
ien:B	net	sclk		+	1.28	3.048	r
ien:Y	cell		ADLIB:AND2	+	0.725	3.773	1 r
ickint/U1:A	net	enclk		+	0.286	4.059	r
ickint/U1:Y	cell		ADLIB:CLKINT_W	+	0.116	4.175	1 r
ickint/U0:A	net	ickint/NET0		+	0	4.175	r
ickint/U0:Y	cell		ADLIB:RCLKMUX	+	0.116	4.291	5 r
irci:CLK	net	gclk		+	1.282	5.573	r
irci:Q	cell		ADLIB:DFEG	+	0.073	6.246	1 r
iadd2/add0_FCINST1:A	net	rci		+	0.151	6.397	r
iadd2/add0_FCINST1:FCO	cell		ADLIB:FCINIT_BUFF	+	0.543	6.94	1 r
iadd2/add0:FCI	net	iadd2/add0_FCNET1		+	0	6.94	r
iadd2/add0:FCO	cell		ADLIB:ADD1	+	0.075	7.015	1 r
iadd2/add1:FCI	net	iadd2/c0		+	0	7.015	r
iadd2/add1:S	cell		ADLIB:ADD1	+	0.61	7.625	1 r
iry1:D	net	sy[1]		+	0.16	7.785	r
data arrival time						7.785	
<b>Data required time calculation</b>							
clk	Clock Constraint				4	4	
clkkin/U0/U0:PAD	net	clk		+	0	4	r
clkkin/U0/U0:Y	cell		ADLIB:IOPAD_IN	+	1.652	5.652	1 r
clkkin/U0/U1:A	net	clkkin/U0/NET1		+	0	5.652	r
clkkin/U0/U1:Y	cell		ADLIB:RCLKMUX	+	0.116	5.768	4 r
iry1:CLK	net	sclk		+	1.282	7.05	r
iry1:D	Library setup time		ADLIB:DFEG	-	0.234	6.816	
data required time						6.816	


**Source  
Clock  
Network**

**Sink Clock  
Network**




# Clock Network Details

## ■ Schematic



# Path Set Management





- Specify an exception for an entire set
- Modify existing sets
- Create/Edit/Delete sets using Tcl



# Exporting SDC Timing Constraints





- Constraints Entered in SmartTime GUI Can Be Exported from Designer



# Importing SDC Timing Constraints



- SDC Timing Constraints Can Be Imported into Designer as Source File or Auxiliary File
  - Source Files are Audited






- Set Realistic Constraints
  
- Set Sufficient Constraints
  
- Don't Over constrain
  - Improperly-Constrained Design Can Lead to Long Run Times, Multiple Iterations and/or Sub-optimal Results
  - `max_delay` **Is Not** Equivalent to Clock Constraint or Clock Period



- Assign Physical Locations to Unassigned I/Os
- Place Logic Modules
- Assign Routing Tracks to Nets
- Calculate Detailed Delays for All Paths





## ■ Layout Mode

- **Timing-Driven: Constraints Defined in SmartTime**
  - ◆ De-selecting Causes Standard Layout to be Used

## ■ Place and Route Tools

- **Can Be Turned On or Off**

## ■ Incremental Placement *and* Routing

## ■ Multi Pass Layout Option

## ■ Advanced Layout Options

- **High Effort Placer**

## ■ Known Limitations

- **Router Cannot Run in Incremental Mode if there Has Been Change in Global Assignments**
  - ◆ **Users Must Manually Uncheck Incremental Routing Option and Re-run Layout**

- “High Effort” timing-driven placer mode
  - Performs greater optimization of the placement at the expense of extra runtime
  - The objective is to further increase performance
- Placer is guided by highly detailed feedback from continuous timing evaluations
  - Based on new high speed timing analysis that operates using incremental changes in the placement algorithms
- Improvement over Designer 6.2
  - Additional 3% average QOR increase (total 10% QOR increase)
  - Reduced Runtime penalty (average is 2x vs. 3x – 4x)
- Initiated via Advanced Layout Options and Tcl




# ProASIC3\E Local Clock Assignment



- Finds and creates legal clock assignments for clock nets not already assigned by the user
- Runs automatically as part of layout
- Performs Auto-assignment of nets given certain criteria
  - **Runs when > 6 globals (or > 2 PLLs are detected)**
    - ◆ **Globals come from user netlist or PDC constraints**
      - ▶ *CCC macro instantiation*
      - ▶ *Global promotion through PDC constraints*
    - ◆ **If > 6 global nets, LCA will assign the global nets to**
      - ▶ *Chip wide globals or*
      - ▶ *Quadrant regions*
    - ◆ **The choice of chip wide globals or a quadrant region will depend on**
      - ▶ *Fanout of the nets*
      - ▶ *Resources and user constraints*
      - ▶ *Shared loads*





### ■ Layout Mode

- **Timing-Driven: Constraints Defined in SmartTime**
  - ◆ De-selecting Causes Standard Layout to be Used

### ■ Place and Route Tools

- **Can Be Turned On or Off**


### ■ Incremental Placement *and* Routing

- **Lock Existing Placement: Treats All Unchanged Macros as Fixed Placements**

### ■ Multiple Passes

- **P&R Runs Multiple Times**
  - ◆ Specify:
    - ▶ *Number of Iterations*
    - ▶ *What to Optimize (Specific Clock, Timing Violations, etc.)*
    - ▶ *Which Results to Save (Best or All)*





## ■ Layout Mode

- Timing-Driven: Constraints Defined in SmartTime
  - ◆ De-selecting Causes Standard Layout to Be Used

## ■ Place and Route Tools

- Can Be Turned On or Off

## ■ Incremental Placement *and* Routing

- Lock Existing Placement: Treats All Unchanged Macros as Fixed Placements



## ■ Placement Effort Level

- Provides Degree of Control over Timing-Driven Placement Engine
- Range is from “Low” to “High”

## ■ Multiple Passes

- P&R Runs Multiple Times





## ■ Layout Mode

- **Timing-Driven: Constraints Defined in SmartTime (SX-A) or Timer (SX)**
  - ◆ De-selecting Timing-Driven Layout Selects Standard Layout

## ■ Incremental Placement

- **Lock Existing Placement: Treats All Unchanged Macros as Fixed Placements**
  - ◆ De-selecting Allows Placer to Relocate Unchanged Macros if Necessary

## ■ Multiple Passes

- P&R Runs Multiple Times

## ■ Advanced Options Allow Additional Control of Timing-driven Placement Engine

- SX, SXA and eX Families





### ■ Extended Run

- **Directs Layout to Use Larger Number of Iterations during Optimization to Improve Layout Quality**
  - ◆ **Causes Layout to Run up to 5 Times Longer**

### ■ Effort Level

- **Specifies Duration of Timing-driven Phase of Optimization during Layout as Percentage of Default Duration**
  - ◆ **Default Value is 100**
  - ◆ **Selectable Range from 25 to 500**
- **Reducing Effort Level also Reduces Run Time of Timing-driven Place and Route (TDPR).**
  - ◆ **With Effort Level of 25, TDPR Is Almost Four Times Faster than Default of 100**
    - ▶ *However, with Fewer Iterations Performance May Suffer*
  - ◆ **Routability May or May Not Be Affected**



### ■ Timing Weight

- **Setting this Option Changes Weight of Timing Objective Function**
  - ◆ **Recommended Range: 10 - 150 (Default is 100)**
  - ◆ **Bias TDPR in Favor of either Routability or Performance**
- **Weight Is Specified as Percentage of Default Weight**
  - ◆ **Value of 100 Has No Effect**
  - ◆ **Value Less than 100 – More Emphasis on Routability and Less on Performance**
    - ▶ *Appropriate for Design that Fails to Route with TDPR*
  - ◆ **Value Higher than 100 – More Emphasis on Performance**
    - ▶ *BUT ... Very High Value of Timing Weight Might Degrade Performance!*



# Which Layout Mode to Use?



Analyze the pre-layout estimates

Are estimates well within design specs ?

Yes

No constraints needed  
(Use Standard Mode Layout)

No

Are estimates within 15% of design specs ?

Yes

Apply constraints within SmartTime (or Timer) and Use Timing-Driven Layout



# Completed Layout



Designer - [top.adb\*]

File View Tools Options Help

Design Flow

Compile → Layout → Back-Annotate → Programming File

MultiView Navigator: Netlist Viewer, PinEditor, ChipPlanner, I/O Attribute Editor

SmartTime: Constraints Editor, Timing Analyzer, Smart Power

```
Successfully completed reading the SDF file.  
Finished loading the Timing data.  
TIMER: Timing constraints requirements have been met.  
  
The Layout command succeeded ( 00:01:01 )
```

Ready FAM: PA DIE: APA075 PKG: 208 PQFP



# Exporting SDF File



Extract Timing delays  
for post-layout simulation

The screenshot shows the Actel Designer software interface. The main window displays a 'Design Flow' diagram with three stages: 'Compile', 'Layout', and 'Back-Annotate'. A blue arrow points from the 'Back-Annotate' stage to the 'Back-Annotate' dialog box on the right. Below the Design Flow diagram are two toolbars: 'MultiView Navigator' (containing Netlist Viewer, PinEditor, ChipPlanner, and I/O Attribute Editor) and 'SmartTime' (containing Constraints Editor, Timing Analyzer, and Smart Power). At the bottom, a console window shows the following text:

```
Successfully completed reading the SDF file.  
Finished loading the Timing data.  
TIMER: Timing constraints requirements have been met.  
  
The Layout command succeeded ( 00:01:01 )
```

The status bar at the bottom indicates 'Ready' and shows device information: 'FAM: PA DIE: APA075 PKG: 208 PQFP'.

The 'Back-Annotate' dialog box is shown on the right. It contains the following fields and options:

- Extracted files directory: [Empty text box] with a 'Browse...' button.
- Extracted file names: 'top\_ba'
- Output format: 'SDF' (dropdown menu)
- Simulator language:  Verilog,  VHDL93
- Export additional files:  Netlist
- Timing:  Pre-Layout,  Post-Layout
- Status: Current directory: 'C:\Actelpr\Libero\_APA\_labs\WHDL\Solutions\T'
- Table with columns: Speed, Temp., Voltage. Row 1: STD, COM, COM

Buttons at the bottom: OK, Cancel, Help.


A blue-tinted, high-magnification image of a microchip die, showing a complex grid of circuitry and various components. The die is positioned diagonally across the frame.

SmartPower

The Actel logo, featuring a red square with a white diagonal line to the left of the word "Actel" in a bold, blue, sans-serif font.

**Actel**

- SmartPower Supports Fusion, ProASIC3/E, ProASIC<sup>PLUS</sup>, ProASIC and Axcelerator
  - **SmartPower Icon Not Visible for other Families**
- SmartPower Report Contains Clock Domains, Set of Pins, and Annotated Pins
- Detailed Information Available in Designer Documentation
  - **SmartPower.pdf**



SmartPower icon



## ■ 5 Display Tabs

### ● Summary

- ◆ Total Static and Dynamic Power of Design
- ◆ Average Switching Activity of Clock Pins and Data Pins of Selected Clock Domain
- ◆ Impact of Power Consumption on Junction Temperature for Given Cooling Scenario

### ● Domains

- ◆ Shows List of Existing Clock Domains with their Corresponding Frequencies

### ● Analysis

- ◆ Provides Detailed Hierarchical Reports of Dynamic Power Consumption

### ● Activity

- ◆ Allows Entry of Switching Activity Information for Clock and Data Inputs in Design

### ● Enable Rates

- ◆ Specify Enable Rates for each Tri-state and Bi-Directional I/O

The screenshot shows the SmartPower GUI window titled 'top - SmartPower'. It features a menu bar (File, Edit, View, Tools, Help) and a toolbar with icons for file operations. Below the toolbar are five tabs: Summary (selected), Domains, Analysis, Activity, and Enable Rates. The main content area is divided into three sections:

- Power Consumption:** Shows Static power at 7 mW and Dynamic power at 94.302 mW.
- Breakdown:** A dropdown menu is set to 'By Type'. Below it is a table with columns 'Type', 'Power (mW)', and 'Percentage'.
- Temperatures:** Includes input fields for 'T. Ambient' (25 C), 'Cooling' (Still Air), and 'T. Junction' (28 C). A 'Set' button is next to the ambient temperature field.

At the bottom of the window, a status bar displays 'Ready' and system parameters: 'Temp: 25 C', 'Vcca: 2.5 V', and 'Speed: STD'.

Type	Power (mW)	Percentage
1 Net	5.815	5.7%
2 Gate	2.490	2.5%
3 I/O	4.704	4.6%
4 Memory	21.967	21.7%
5 Clock	59.327	58.6%
6 Core Static	7.000	6.9%



# SmartPower Summary Tab



## ■ Displays:

- Static and Dynamic Power
- Junction Temperature

Design Level  
Power Summary



Ambient Temp



Cooling Type



Calculated Junction Temp



The screenshot shows the 'top - SmartPower' window with the 'Summary' tab selected. It displays power consumption data and temperature settings.

**Power Consumption**

Static	7 mW
Dynamic	94.302 mW

**Breakdown** (By Type)

Type	Power (mW)	Percentage
1 Net	5.815	5.7%
2 Gate	2.490	2.5%
3 I/O	4.704	4.6%
4 Memory	21.967	21.7%
5 Clock	59.327	58.6%
6 Core Static	7.000	6.9%

**Temperatures**

T. Ambient: 25 C [Set]

Cooling: Still Air  $\theta_{JA}$  30 C/W

T. Junction: 28 C

Ready | Temp: 25 C | Vcca: 2.5 V | Speed: STD



# SmartPower Domains Tab



- Shows Clock Domains with their Corresponding Frequencies

Domain management window – add domains or select an existing domain

Filter Boxes

	Name	Clock Freq. MHz	Data Freq. MHz
1	pll_inst/Core:GLB	10	0.5 (10 %)
2	pll_inst/Core:GLA	10	0.5 (10 %)
3	InputSet		1
4	IOsEnableSet		0

Delete selected domain

Create New Domain

Pin management window – add pin to the current domain



- Design must be in post-layout state to launch SmartPower
  - Designer will run layout if SmartPower is launched in pre-layout state
- When SmartPower is launched the first time, all clock domains are assigned a frequency of 10 MHz and all data frequencies are set to 1 MHz.
- Specify true clock and data rates to accurately estimate power consumption.



- Provides Detailed Hierarchical Reports of Dynamic Power Consumption

Hierarchy  
Instances  
Window

Type	Power (mW)	Percentage
1 Net	5.815	5.7%
2 Gate	2.490	2.5%
3 I/O	4.704	4.6%
4 Memory	21.967	21.7%
5 Clock	59.327	58.6%
6 Core Static	7.000	6.9%

Reported  
Values

Report  
Window



# SmartPower Activity Tab



- Allows Entry of Switching Activity Information on Interconnects of Design

The screenshot shows the 'top - SmartPower' window with the 'Activity' tab selected. The interface includes a menu bar (File, Edit, View, Tools, Help), a toolbar, and a main workspace. The workspace is divided into several sections:

- Select A Domain:** A dropdown menu currently showing 'InputSet'. An arrow points to this dropdown from the label 'Selected Clock Domain'.
- Average Frequencies:** A section with a 'Pins' field containing '8.413' and 'MHz'.
- Default Frequencies:** A section with a 'Pins' field containing '1' and 'MHz', and a 'Set' button. An arrow points to this section from the label 'Global Frequency'.
- Specific Switching Activities:** A section with two dropdown menus for 'Default' (set to 'All Pins') and 'Specific' (set to 'All Pins'). Below these are two tables:

Name	Freq.
reset_pad/MUXTILE:GL	1
clk40_pad/MUXTILE:GL	1

Between the tables is a 'Set To' button and an input field with 'MHz'. Below the tables are 'Remove' buttons.

Name	Freq.
reset	0.033333
GLINT_AUTO_reset_c:GL	0.033333
clk40	40


Arrows point from 'Non-Annotated Pins' to the first table, from 'Specified Frequency' to the input field, and from 'Pin Type' and 'Annotated Pins' to the second table.
- Bottom:** A status bar showing 'Ready', 'Temp: 25 C', 'Vcca: 2.5 V', and 'Speed: STD'.



# SmartPower Enable Rates Tab



- Specify the Output Enable Rate of each tri-state and bidirectional I/O
  - The enable rate is the percent of time that the I/O is driving



# SmartPower Importing a VCD File



The screenshot shows the Actel Designer interface. The 'Design Flow' diagram includes 'Layout', 'Back-Annotate', and 'Programming File' stages. The 'Import Auxiliary Files' dialog box is open, displaying a table of imported files.

	Auxiliary Files	Type	
1	C:\Actelprj\Libero_APA_labs\VHDL\Solutions\Top\simulation\top.v	vcd	▲
2			■
3			
4			
5			
6			
7			
8			
9			
10			
11			

Buttons: Add..., Modify..., Delete, OK, Cancel, Help

Message box text: Imported the files:  
C:\Actelprj\Libero\_APA\_labs\VHDL\Solutions\Top\simulation\top.v  
C:\Actelprj\Libero\_APA\_labs\VHDL\Solutions\Top\simulation\top.v  
The Import command succeeded ( 00:00:12 )


Switching information for the design can be entered by importing a VCD or SAIF file  
Import as an Auxiliary file



# SmartPower Preferences



- Max List Size Allows Limiting Instances or Pins Listed
- Units, Operating Conditions, and List Sort Controls Are Self-explanatory
- Block Expansion Control Allows Reported Values to Be Filtered by Minimum Power, Minimum Power Ratio, or Maximum Hierarchical Depth






# SmartPower Power Report



- Text Format
- Select Hierarchical, Flat or Breakdown as Report Style
- Select Static and/or Dynamic Power for Reporting
- Options Menu Invokes Preferences Menu



### ■ Power Breakdown

- Breakdown by type in Summary (I/Os, gates, nets, clocks, memories...)
- Breakdown by power rail in Summary (VCCA, VCCI 3.3, VCCI 2.5....)
- Breakdown by type also available for any level of Hierarchy in the Analysis Tab

### ■ Advanced Dynamic I/O power analysis

- The Power of all I/Os is reported in Summary/Breakdown
- To make it easier, we display I/O attributes (Load, Standard, Drive Strength...)
- You can set output enable rates for each bidirectional and tri-state (new Enable-rates Tab)

### ■ Additional Ease-of-Use Features



## ■ Power Breakdown

verify\_sqa - SmartPower

File Edit View Tools Help

Summary Domains Analysis Activity Enable R...

Power Consumption

Static 4.5 mW  
Dynamic 19.626 mW

Breakdown **By Type**

Type	Power (mW)	Percentage
1 Net	1.089	4.5%
2 Gate	1.821	7.5%
3 I/O	10.063	41.7%
4 Memory	2.160	9.0%
5 Clock	4.495	18.6%
6 Core Static	4.500	18.7%

Temperatures

T. Ambient 25 C Set

Cooling Still Air  $\Theta_{JA}$  13.5 C/W

T. Junction 25.3 C

Ready Temp: 25 C Vcca: 1.5 V Speed: -2

verify\_sqa - SmartPower

File Edit View Tools Help

Summary Domains Analysis Activity Enable R...

Power Consumption

Static 4.5 mW  
Dynamic 19.626 mW

Breakdown **By Rail**

Rail Name	Power (mW)	Voltage	Current (mA)
1 VCCA	12.806	1.500	8.537
2 VCCI 3.3	11.321	3.300	3.431

Temperatures

T. Ambient 25 C Set


Cooling Still Air  $\Theta_{JA}$  13.5 C/W

T. Junction 25.3 C

Ready Temp: 25 C Vcca: 1.5 V Speed: -2



# Post-Layout Simulation



## ■ Steps

- Route design
- Export .sdf file (Back-annotate)
- Run Post-layout Simulation

## ■ SDF File Contains Delays for Min, Typ and Max

```
(DELAYFILE
(SDFVERSION "2.1")
(DESIGN "counter")
(VOLTAGE 2.70:2.50:2.30)
(PROCESS "WORST")
(TEMPERATURE 0:25:70)
(TIMESCALE 100ps)

(CELL
(CELLTYPE "OUTBUF")
(INSTANCE COUNT_pad_12)
(DELAY
(ABSOLUTE
(PORT D (1.65:2.55:3.52) (2.21:3.40:4.62))
(IOPATH D PAD (19.19:28.90:39.88) (17.49:26.35:38.85))
)
)
)
```


rising  
min:typ:max

falling  
min:typ:max



# Post-Layout Simulation

- Click on “Simulation” in Design Flow Window or...





# Post-Layout Simulation



## ■ Structural Netlist and .sdf File Used for Simulation

- Simulator runs for 1 uS as Default
- Max Operating Conditions Default




# Post-Layout Simulation


## Selecting Operating Conditions



- Post-layout Operating Conditions Can Be Specified within Libero
  - Tools > Options from Libero Main Window
  - Select Simulation Tab in Options Window
  - Choose Min/Typ/Max







# Generating Programming File *Antifuse*



The screenshot shows the Actel Designer interface with a 'Design Flow' diagram. The flow consists of three main steps: 'Compile', 'Layout', and 'Generate Programming Files'. The 'Generate Programming Files' step is highlighted with a blue arrow pointing to a callout box that says 'Generate fuse file (.afm)'. Below the flow diagram, there is a 'Generate Programming Files' dialog box. This dialog box has the following fields and options:

- File type: AFM (APS2) Fuse Files
- Silicon signature: (empty text field)
- Output filename: ./mult12x12.afm
- Generate probe file also:
- Disable clamping diode for unused I/O pins:

At the bottom of the dialog box are 'OK', 'Cancel', and 'Help' buttons. The background of the software window shows a 'Design Flow' diagram with 'Compile' and 'Layout' steps highlighted in green. A 'Generate Programming Files' step is also visible, with a blue arrow pointing to it from the callout box. Another callout box points to the 'Silicon signature' field in the dialog box, stating 'Specify a unique 5 digit silicon signature to program into device'. A third callout box points to the 'Generate probe file also' checkbox, stating 'Generate file for Silicon Explorer debug'. The status bar at the bottom of the window shows 'Ready' and 'FAM: 54'.

Specify a unique 5 digit silicon signature to program into device

Generate file for Silicon Explorer debug

Generate fuse file (.afm)



# Generating Programming File Flash



The screenshot shows the Actel Designer software interface. The main window is titled "Designer - [top.adb\*]". The menu bar includes File, View, Tools, Options, and Help. The Design Flow section shows a sequence of steps: Compile, Layout, Back-Annotate, and Programming File. The MultiView Navigator section includes icons for Netlist Viewer, PinEditor, ChipPlanner, I/O Attribute Editor, Constraints Editor, Timing Analyzer, and Smart Power. A status bar at the bottom displays the message: "Successfully completed reading the SDF file. Finished loading the Timing data."

Generate programming file (bitstream or STAPL)

Select output file type

The dialog box is titled "Generate Programming Files: Bitstream Files". It features a "File Type" dropdown menu set to "Bitstream". Under the "FlashLock" section, there are three radio button options: "No Locking (off)" (selected), "Use Keyed Lock" (with a "Security Key" input field and a "Generate Random Key" button), and "Use Permanent Lock". The "Output filename:" field contains ".testfif0.bit" and has a "Browse" button next to it. At the bottom are "OK", "Cancel", and "Help" buttons.

File Format	Contains	Programmer
Bitstream	Raw Data	Sculptor, Sculptor II
STAPL	Raw Data plus programming information	Sculptor, Sculptor II, FlashPro, FlashPro Lite, FlashPro3, In-system programming



- PC-based Parallel-port, Single Device Programmer
- Designed to Allow Concurrent Programming of Multiple Units from Same PC
- Replaces Silicon Sculptor I as Actel's Programmer of Choice
- Silicon Sculptor II Benefits:
  - Programs All Actel Packages
    - ◆ Antifuse and Flash Programming Support
  - Universal Actel Socket Adapters
  - Works with Silicon Sculptor I Adapter Modules
  - Uses Same Software as Silicon Sculptor I
  - Provides Extensive Self-test Capability



## ■ Available from Actel Website

- <http://www.actel.com/custsup/updates/silisculpt/>

## ■ Requirements (Windows Version)

- Microsoft Windows 95/98, Win NT or Win 2000

## ■ Requirements (DOS Version)


- 286 with 4MB RAM, Approx. 6MB Hard Drive Space
- DOS-driven Program - Memory Managers Not Required
- DOS Shell from Windows 95/98 - OK
- Does Not Work with Windows NT



# Silicon Sculptor II Windows Interface



1. Select > Device
2. Buffer > Load



Check to see if the chip is blank.

Programs the design fuses.

Programs the security fuse.

Checksum Command (under the pull down menu) compares checksum on the chip to FUSCHECKSUM in the .afm file.

Status Area



# Silicon Sculptor II DOS Interface



```
MS-DOS Prompt - SCULPT
Auto
----- V1.04 DOS (C) 1998 BP Microsystems, Inc. -----
AFS Buffer Configure Device Info Macro Pause Quit Select
Actel_ChkSum Blank Operations Options Program Secure Verify_ChkSum

Buffer: C:\DESIGNS\ACE\ACE.AFM          Bytes: 198669   DevSum: 0011A07BH
Device: Actel A1225XL-PL84             Fuses: 222676   Pins: 84
Config: Silicon_Sculptor LPT1 Check-IDs
      F1Help F2Chip Info F3Hot Keys EnterExecute Command EscAbort
```

Programs the security fuse.

Programs the design fuses.

Checks to see if the chip is blank.

Compares checksum on the chip to FUSCHECKSUM in the .afm file.

2. Buffer > Load

1. Select > Device

Status Area



- **Flash FPGA Devices Can Be Programmed Multiple Ways**
  - **Off-board Programming with Silicon Sculptor II**
  - **In-System Programming (ISP) using JTAG Interface with:**
    - ◆ **Silicon Sculptor II (ProASIC, ProASIC<sup>PLUS</sup>, ProASIC3\E, Fusion)**
    - ◆ **Flash Pro (ProASIC or ProASIC<sup>PLUS</sup>)**
    - ◆ **Flash Pro Lite (ProASIC<sup>PLUS</sup>)**
    - ◆ **Flash Pro 3 (ProASIC3\E, Fusion)**
  - **Programming via Microprocessor Interface**
    - ◆ **(ProASIC<sup>PLUS</sup>, ProASIC3\E, Fusion)**





# FlashPro Programmer

## ProASIC, ProASIC<sup>PLUS</sup>



- **Small Form Factor - 24 in<sup>3</sup>**
- **Low Cost**
- **Hardware Features**
  - ◆ **Small 26-pin Header**
    - ▶ *Samtec FTSH-113-01-L-D-K*
  - ◆ **20" Ribbon Cable**
  - ◆ **ECP Parallel Port**
- **Software Features**
  - ◆ **Win 95/98/NT/00 O/S**
  - ◆ **STAPL Support**
  - ◆ **Daisy Chain Capability**
  - ◆ **Log File Generation**
  - ◆ **Self-test Option**



2.5/3.3V	1	2	VDDP
2.5V/3.3V	3	4	VDDP
2.5V/3.3V	5	6	VPP
GND	7	8	VPN
GND	9	10	GND
GND	11	12	TCK
NC	13	14	TDI
NC	15	16	TDO
GND	17	18	TMS
GND	19	20	RCK
TRSTB	21	22	TRSTB
2.5V	23	24	VDDL/VDD
2.5V	25	26	VDDL/VDD



# FlashPro Lite Programmer

## ProASIC<sup>PLUS</sup>



### ■ Low Cost

### ■ Ultra-small Form Factor

### ■ Hardware Features

- Draws Power from Target Board
- Connects to Parallel Port
- Supports In-system Programming
  - ◆ Samtec 26-pin Header



### ■ Software Features

- Supports Windows 98, NT, 2000, and XP Operating Systems
- STAPL Support
- Free Software Updates



# FlashPro 3

## ProASIC3E and Fusion



- **USB 2.0 High-speed Interface**
  - **10-pin JTAG ISP**
  - **Altera-compatible Interface**
- **Programs ProASIC3 Devices in Less than 2 Minutes**
- **Powered by USB Connection**
  - **Parallel Programming Requires Powered USB Hub**
- **Variable TCK (up to 24 MHz)**
  - **Recommend  $\leq 20\text{MHz}$  for PA3/E**
- **Optional Transition Board provides Adapter Cables for 26- and 10-pin SAMTEC**



TCK	1	2	GND
TDO	3	4	NC
TMS	5	6	V <sub>JTAG</sub>
V <sub>PUMP</sub>	7	8	TRST
TDI	9	10	GND



# Programmer Summary



Programmer	Device Support	Availability
Silicon Sculptor II	All antifuse FPGAs ProASIC and ProASIC <sup>PLUS</sup> ProASIC3\E	Available
FlashPro	ProASIC and ProASIC <sup>PLUS</sup>	Available
FlashPro Lite	ProASIC <sup>PLUS</sup>	Available
FlashPro 3	ProASIC3\E and Fusion	Available



# FlashPro 4.2 User Interface




Menu Bar

Tool Bar

Flow Window

Log Window



Status Bar



# Programming with FlashPro 4.2



- Launch FlashPro
- Load STAPL File
- Select Action
- Execute Action




# FlashPro 4.2

## Create / Open Project



- Select New or Open in FlashPro 4.2 GUI to Create a Project or Open an Existing Project

Create New Project  
Open Existing Project




# FlashPro 4.2

## Load STAPL File




- Select Configure STAPL File to Load Programming File
  - Single STAPL File Configuration Window is Displayed

Browse to STAPL file






### Select Action to Perform from Pull-down Menu in Single STAPL Configuration Window



STAPL file details

Select Action from pull-down menu

- Click Button in Flow Window to Execute Action
  - Button Matches Selected Action



# FlashPro 4.2 Programmer Status



- Programmer Status is Displayed in Programming List Window

Programming List Window

Programmer Name	Programmer Type	Port	Programmer Status	Programmer Enabled
1 FPL11LPT1	FlashProLite	LPT1	25 %	<input checked="" type="checkbox"/>

Refresh/Rescan for Programmers

```
programmer 'FPL11LPT1' : Scan Chain...
programmer 'FPL11LPT1' : Scan Chain PASSED.
programmer 'FPL11LPT1' : Executing action PROGRAM
programmer 'FPL11LPT1' : SERIAL# = 000655A362B502
programmer 'FPL11LPT1' : PROGRAMMING ARRAY
```

Programmer Status



# FlashPro 4.2

## Programming Complete



- Successful Programming is Indicated in the Programmer Status Column

The screenshot displays the FlashPro 4.2 software interface. The main window is titled "FlashPro - [My\_design] \*". The menu bar includes File, Edit, View, Tools, Programmers, Configuration, Customize, and Help. The toolbar contains various icons for file operations and programming. The main workspace features a workflow diagram with buttons for "New Project", "Open Project", "Configure STAPL File", "View Programmers", and "PROGRAM". Below this, a table lists the programmer details:

Programmer Name	Programmer Type	Port	Programmer Status	Programmer Enabled
1 FPL11LPT1	FlashProLite	LPT1	<b>RUN PASSED</b>	<input checked="" type="checkbox"/>

Below the table is a "Refresh/Rescan for Programmers" button. At the bottom, a log window shows the following output:

```
programmer 'FPL11LPT1' : Finished: Mon Nov 28 16:27:29 2005 (Elapsed time 00:02:00)
programmer 'FPL11LPT1' : Executing action PROGRAM PASSED.

o - o - o - o - o - o - o
```

The status "RUN PASSED" in the table is circled in red. The status bar at the bottom indicates "Ready" and the current file path is "C:\Actelprj\Libero\_APA\_labs\VHDL\Solutions\Top\designer\impl1\top.stp SINGLE".




# FlashPro 4.2

## Connecting Multiple Programmiers



- FlashPro 4.2 Supports Connecting Multiple Programmiers To One Computer



Select or un-select all programmiers



# Invoking Programming Software from Libero



- Click on “Programming” in Design Flow Window or...

The screenshot shows the Libero IDE Design Flow window. A right-click context menu is open over the Design Flow diagram, with 'Run FlashPro' selected. A starburst callout points to the 'Run FlashPro' option with the text 'Right Mouse Click!'. Another starburst callout points to the 'Programming' block in the Design Flow diagram with the text 'Double Click!'. The Design Flow diagram shows a sequence of steps: Synthesis, Simulation, Post-Layout Files, STAPL File, and Programming (FlashPro and Silicon Sculptor). The Design Hierarchy on the left shows the current implementation as 'Impl1'. The status bar at the bottom displays 'Run FlashPro' and device information: 'VHDL FAM: PA DIE: APA075 PKG: 208 PQFP'.



A blue-tinted background image of a microchip, showing its intricate circuitry and grid patterns. The chip is oriented diagonally, with the top-left corner towards the top-left of the frame.


# ChainBuilder

The Actel logo, consisting of a red square with a white diagonal line, followed by the word "Actel" in a bold, blue, sans-serif font.

**Actel**

## ChainBuilder Allows ProASIC3\E and ProASIC<sup>PLUS</sup> FPGAs to be Programmed in JTAG Chains Containing non-Actel Devices

Programmer





### Main Features

- GUI Assignment of STAPL Files to Individual Fusion, ProASIC3\E and ProASIC<sup>PLUS</sup> Devices
- Builds Single STAPL File to Program Multiple Devices in Chain
- Project File for Portability


### Non-Actel Device Support

- BSDL Support to Define non-Actel Devices
- IR (Instruction Register) Length Entry to Define non-Actel Devices

### Serial Programming

- Devices Programmed One at a Time
- Two Devices = Twice the Programming Time





← Tool Bar


### Main Window:

- Lists the devices in the chain
- Lists the associated STAPL file (for APA devices)
- Can bypass devices that are not going to be programmed
  - ◆ Non-APA devices are forced to bypass
- Copy, export or print the list of devices in the chain

← Output File

### Output Window:

- Lists Warnings and Error Messages
- Warning means there is an error but the STAPL file can be generated
- Error implies STAPL file will not be generated
- Output window can be copied, exported or printed



### ■ Actel Device

- Lists Actel Devices Available
- User Can Specify Custom Name
- User Can Select STAPL File

### ■ Non-Actel Device

- User Can Select BSDL File
  - ◆ Provides Max TCK Frequency and IR Length for Device
- Users Can Enter Data Directly if They Do Not Have Access to BSDL File
- User Can Enter Custom Name for Device



# ChainBuilder

## Adding a Device (cont.)



The screenshot shows the ChainBuilder software interface. At the top, there is a menu bar (File, Edit, View, Tools, Help) and a toolbar with icons for file operations. Below the toolbar, a device chain is visualized as three boxes: "TDI N TDO", "TDI 2 TDO", and "TDI 1 TDO", connected by arrows. To the right of the chain are buttons for "Configure Device", navigation arrows, a red 'X' button, and an "Add Device" dropdown menu.

	Device	Name	File	IR length	Max TCK (MHz)	Bypass
1	APA150	APA150	C:\Actelprj\Casino\APA150_counter\designer\TOP_11.stp	8	10	<input checked="" type="checkbox"/>
2	Non Actel	Altera		8	10	<input checked="" type="checkbox"/>
3	APA150	APA150	C:\Actelprj\Casino\APA150_counter\designer\TOP_12.stp	8	10	<input checked="" type="checkbox"/>

Below the table, there is an "Output file:" field with the path "D:\My Documents\temp.stp" and a "Generate STAPL file" button.

At the bottom, there is a status bar with tabs for "Output", "Errors", "Warnings", and "Info". The status is "Ready".




- If Device is Checked in Bypass Column, Device Is Bypassed in Chain
  - No Functions (such as Programming) Are Performed on it

Bypass checkbox

The screenshot shows the ChainBuilder software interface. At the top, there is a menu bar (File, Edit, View, Tools, Help) and a toolbar with icons for file operations. Below the toolbar, a device chain is visualized as three boxes: 'TDI N TDO', 'TDI 2 TDO', and 'TDI 1 TDO'. To the right of the chain are buttons for 'Configure Device', up/down arrows, a red 'X' button, and an 'Add Device' dropdown menu. Below the chain is a table with the following columns: Device, Name, File, IR length, Max TCK (MHz), and Bypass. The table contains three rows:


	Device	Name	File	IR length	Max TCK (MHz)	Bypass
1	APA150	APA150	C:\Actelprj\Casino\APA150_counter\designer\TOP_11.stp	8	10	<input type="checkbox"/>
2	Non Actel	Altera		8	10	<input checked="" type="checkbox"/>
3	APA150	APA150	C:\Actelprj\Casino\APA150_counter\designer\TOP_12.stp	8	10	<input type="checkbox"/>

- Click Generate STAPL File Button to Generate STAPL File for JTAG Chain






# Silicon Explorer

 **Actel**



## ■ Debug Designs in Real Time!

- Select Internal FPGA Nodes on the Fly for Viewing while Device Runs at FULL Speed!
- Reduce Debug Time and Decrease your Time to Market!






# Preparing for Debug



- If Possible, Avoid Using Probe Pins for Regular User I/O

Reserve Probe pins during compilation →


- Make Probe Pins Accessible
  - Jumper Leads, Dedicated Connector



# Preparing for Debug (cont.)


- Silicon Explorer Used for Debugging
  - Can Probe any Two INTERNAL Nodes in Real Time
  - Four Internal Nodes for Axcelerator
- Also Functions as 18-channel Logic Analyzer
- Needs Only .prb File to Allow Debugging.
- Security Fuse Should NOT Be Programmed on Device

Generate Probe file →




# Action Probe Circuitry

- **Dynamic Internal Node Access**
  - No Changes to Timing Relationships
  - No Changes to Fan-out or Node Loading
- **Patented Architectural Feature**
  - Antifuse Devices Only
  - Unique to Actel
- **No Silicon Overhead**
  - Uses Zero Logic Resources
  - Always there if Needed




# Silicon Explorer Setup SX/SX-A/eX



# Silicon Explorer II




- Action Probe Control
- Serial Port Connection
  - No Plug-in Cards
- High-speed Signal Acquisition
- Sampling Rate
  - 100MHz Asynchronous
  - 66 MHz Synchronous
- Analyze PC-hosted Software
- Optional External Power Supply (Recommended for SX-A)
- Multilevel Triggering



## Full-featured 18 channel Logic Analyzer

- Flexible Signal Assignment
- Signal Grouping, Bussing
  - ◆ Decimal, Hex, Binary, Analog Radix Selection for Bussed Signals
- Edge and Level Trigger Selection
- 64K Samples per Channel
- Easy-to-learn, Easy-to-use Interface




# Designer Cross-Probing



■ Designer Allows you to Verify and Optimize your Design


■ Silicon Explorer II Helps you Perform In-system Debugging

■ Cross-Probing Links All Design Views



# Invoking Silicon Explorer

- Click on “Silicon Explorer” in Design Flow Window





## ■ Libero FPGA Design Suite Includes:

- **Design Entry**
  - ◆ ViewDraw, HDL Editor, SmartGen
- **Synthesis**
  - ◆ Synplicity
- **Physical Synthesis**
  - ◆ Magma PALACE
- **Verification**
  - ◆ ModelSim, WaveFormer Lite
- **Designer (P&R, Timing Analysis and Constraints)**

## ■ Actel Continues to Improve Libero IDE

- **Increased Quality of Results**
- **Ease of Use**
- **Additional Features**



# Back-up Slides



A blue-tinted background image of a microchip die, showing a grid of circuitry and various components.

## SDC Constraints




- Synopsys Design Constraint (SDC) is the Accepted File Format for Timing Constraints
- SmartTime Supports the Following SDC Constraints:
  - `create_clock`
  - `set_input_delay`
  - `set_output_delay`
  - `set_false_path -from -through -to`
  - `set_multicycle_path -from -through -to`

# Timing Constraints

## Board-Level View

### ■ Constraining FPGA Designs with SDC



Source: Mentor Graphics Corporation ©, 2002



# Clock Constraints in SDC

## create\_clock



### ■ Specifies Clock Domain Frequency


### ■ Features

- Propagation Delays Are Computed to Each Flip-flop
- Clock Skew Is Computed for Each Connected Pair of Flip-flops
- Setup and Hold Checks Are Performed for Constrained Clock Domains

### ■ Syntax:

- `create_clock -period period_value [-waveform edge_list] source`



```
create_clock -period 2.0 [get_ports {CK}]
```



# Input Delays in SDC

## set\_input\_delay

- Specifies Arrival Time at an Input Port Relative to a Clock Edge





```
SDC: set_input_delay 2.00 -clock {CK} {IN1}
```

# Output Delays in SDC

## set\_output\_delay

- Specifies the Amount of Time Before a Clock Edge for Which the Signal is Required.



Option “-min” for hold check  
Option “-max” for setup check

```
SDC: set_output_delay -max 3.00 -clock {CK} {OUT1}
```



# False Paths in SDC


## set\_false\_path



- Identifies Paths that are Considered False and Excluded from the Timing Analysis.

### ■ Syntax

```
set_false_path [-from from_list] [-through through_list]  
               [-to to_list]
```



**SDC: set\_false\_path -through i1 i2 i3 i4 i5 i6 i7**



# Multicycle Paths in SDC


## set\_multicycle\_path



- Specifies Paths Where Allowable Data Path Delay Is More Than One Clock Cycle

- Syntax:

```
set_multicycle_path ncycles [-from from_list]  
[-through through_list] [-to to_list]
```



```
set_multicycle_path 2 -from [get_pins {FF1*}] -to {FF3:D}
```

