





310/1780-9

ICTP-INFN Advanced Tranining Course on FPGA and VHDL for Hardware Simulation and Synthesis 27 November - 22 December 2006

LIBERO IDE-7.2.2.

Nizar ABDALLH ACTEL Corp. 2061 Stierlin Court Mountain View, CA 94043-4655 U.S.A.

These lecture notes are intended only for distribution to participants



Lectures: Libero™ Integrated Design Environment





Agenda



- **■** Libero Overview
- 3rd Party Tools
- **■** Designer Overview
- Programming
- Silicon Explorer



2

Libero IDE Overview



- Complete Toolset for Actel FPGA Development
 - Project Manager
 - ViewDraw Schematic Capture
 - Synplify Synthesis
 - Testbench Generation
 - Mentor ModelSim Simulation
 - PALACE Physical Synthesis (Libero Platinum)
 - Actel Designer Design Implementation
 - ◆ Compile, Place & Route
 - Timing and Physical Constraints
 - Timing Analysis
 - Power Analysis
 - Back Annotation
 - Programming File Generation
 - FlashPro Programming Software
 - Silicon Explorer Debug Software



Libero Tool Suite



Design Implementation



IntegratedDesignEnvironment

Synplify



SynthesisViewDrawAE



Viewdraw
•Schematic Capture

Actel



SmartGen
 Macro builder

Design Verification

SynaptiCAD



Stimulus

ModelSim



Simulation

Actel



 Silicon Explorer Debugger

Physical Implementation

PALACE



Physical Synthesis

Actel Designer



•Place & Route

FlashPro



Programming



Libero Gold



World Class Fully-Integrated PC Development System

- Targets All Devices up to 1M Gates
- Tools:
 - ViewDraw AE 7.70
 - SynaptiCAD WaveFormer Lite 10.04a
 - ModelSim AE 6.1b
 - Synplify AE 8.5f (1M gates)
 - Actel Designer 7.2 (1M gates)
 - FlashPro 4.2
 - ChainBuilder 1.1
 - Silicon Explorer 5.1
- PC Platform
 - Licensed to Disk ID (Node-Locked license)
- 1 Year Free License!
 - No Updates (Service Packs Available)

Tool Features

10011 Catales			
Integrated Design Management	>		
Schematic	>		
VHDL	>		
Verilog	~		
Macro Generation	>		
Testbench Generator	~		
VHDL Simulation Verilog Simulation	~		
Timing Simulation	~		
Static Timing Analysis	>		
Timing Driven Place and Route	>		
Push Button Place and Route	>		
Layout Editor	~		
Silicon Explorer	~		
Standard Industry Interfaces	~		
Third Party Design Libraries	~		

Platform Support

1	Win2000	
1	SP4	>
ı	WinXP Pro	
1	SP2	>



Libero Platinum



World Class Fully Integrated PC Development System Tool Features

- Targets *All* Actel Devices
- **■** Tools
 - ViewDraw AE 7.70
 - WFL 10.04a with Reactive Testbench Generation
 - ModelSim AE 6.1b
 - Synplify Pro AE 8.5f (No Gate Limit)
 - Magma Palace 3.3
 - Actel Designer 7.2 (No Gate Limit)
 - FlashPro 4.2
 - ChainBuilder 1.1
 - Silicon Explorer 5.1
- PC Platform
 - Node-Locked License Tied to Disk-id or Hardware Keys
- Price:
 - \$2495 First Year / \$1995 Renewal
 - Free 45 day Evaluation License

10011 catales	
Integrated Design Management	>
Schematic	<
VHDL	>
Verilog	>
Macro Generation	\
Testbench Generator	<
VHDL Simulation Verilog Simulation	>
Timing Simulation	>
Static Timing Analysis	<
Timing Driven Place and Route	<
Push Button Place and Route	<
Layout Editor	<
Silicon Explorer	\
Standard Industry Interfaces	>
Third Party Design Libraries	\

Platform Support

Win2000	
SP4	'
WinXP Pro	
SP2	•



Libero IDE Solaris and Linux Support



- Libero Solaris, Libero Linux
 - Tools
 - Project Manager
 - Synplify AE
 - ◆ ModelSim AE VHDL & Verilog
 - PALACE AE
 - SmartGen
 - Designer
 - Supports All Devices
 - Solaris, Linux OS
 - License Type: Floating
 - **♦** Solaris: Host ID only
 - Linux: requires USB key for Synplify
 - 1 Year License: \$4995
 - ◆ Incremental seats: \$3500
 - Free 45 day Evaluation License



7

Libero Edition Summary



		Libero Platinum	Libero Platinum	
	Libero Gold	(Windows)	(Solaris / Linux)	Libero Platinum Eval
	All devices up to			
Device Support	1M Gates	All Devices	All Devices	All Devices
ViewDraw	AE	AE	-	AE
		Reactive		
WaveFormer Lite	AE	Testbench	-	Reactive Testbench
Synthesis	Synplify AE	Synplify Pro AE	Synplify Pro AE	Synplify Pro AE
Magma Palace	-	Yes	Yes	Yes
ModelSim	AE	AE	AE	AE
Designer	Yes	Yes	Yes	Yes
FlashPro	Yes	Yes	-	No
Explorer	Yes	Yes	-	No
				Disk ID (Windows)
				Floating (Solaris /
License Type	Disk ID	Key or Disk ID	Floating	Linux)
Price	Free	\$2,495	\$4,995	Free 45 day



8

Libero Installation Actel

Libero Installation Select Edition



- Installation Wizard Makes Installation Easy!
- Select Appropriate Product from Libero Installation GUI
 - Platinum or Evaluation
 - Gold
- Request License when Installation Finishes






Libero Installation Component Selection



- Select Design Components and Simulation Libraries to Install
 - VHDL and Verilog Simulation Libraries Contained on CD
 - RECOMMENDATION: Only Install Needed Actel Family Libraries to Save Disk Space
 - Save Libero CD to Install Additional Actel Family Libraries for Future Designs

Select Actel simulation libraries

Select components for installation










- Upon Installation Completion, User is Asked "Do you have a current license installed"?
 - If No (Default), Takes User Directly to Registration Web Site
 - Completing Registration or Clicking Off Browser Returns User to Final Install/Restart Page





Installation Summary



- Confirm Setup after Installation
 - Start > Programs > Libero IDE
 v7.2 > About Your Installation
- Includes Information Needed to Get License

```
LiberoConfig.txt - Notepad
File Edit Format View Help
kelease:
      v7.2
Version:
      7.2.0.31
Tools Installed:
      Waveformer Lite 10.04
      Symplify for Actel AE/Symplify PRO AE 8.5F
Modelsim Actel Edition 6.1B
      ViewDraw AE
                                    Tools installed
      FlashPro v4.2
      Silicon Explorer v5.1
      ChainBuilder v1.1
      PALACE V3.3
HDL Installed:
      VHDL
      veriloa
Families Installed for VHDL and Verilog:
      Axcelerator
      APA
                        Simulation
      PROASIC3
      PROASIC3E
                        libraries installed
      FUSION
Operating System:
      Windows XP
                               Synplicity hostID
Actel Flexlm Dongle ID:
      NOT FOUND
HostID:
      9985B982
Disk Volume Serial Number:
                                PC disk serial
      a074afe9 ←
                                number
```

Obtaining a Libero License



- Request a Libero License via any of the Following Methods:
 - http://www.actel.com/products/tools/sw.aspx
- Libero License Sent via E-mail within 1 hour!
 - Libero License Includes Synplicity License






Libero Gold and Platinum Licenses



- Libero Gold License Is Node-Locked to PC Disk ID
- Libero Platinum License Requires Software ID
- Platinum License Types:
 - Locked to Disk ID
 - Hardware Keys
 - One Key for Synplicity and One Key for All Remaining Software
 - Parallel Port or USB Options










Libero Platinum Evaluation License Contains All Platinum Features Except Programming










- Evaluation License Is Node-Locked to Disk ID
 - Available from "About Your Installation"



Libero Licensing Summary



- Libero Gold License
 - Free!
 - Node-Locked to Disk ID
- Libero Platinum (Windows) License
 - Node-Locked or Locked to Hardware Keys
- Libero Platinum (Solaris or Linux) License
 - Floating License Locked to Host Id
 - Linux Requires Hardware Key for Synplify
- Libero Evaluation License
 - Node-Locked or Floating
 - Free 45 day License
- Synplicity License is included with Libero License



License File: Saving and Setting Variables



- Store license.dat File in c:\flexIm Folder:
- Set Variables
 - Windows NT
 - Control Panel -> System -> Environment Tab
 - Windows 2000
 - Control Panel -> System -> Advanced -> Environment Vars -> New
 - Windows XP
 - Control Panel -> System -> Advanced Environment Variables -> New
 - Set LM_LICENSE_FILE to c:\flexIm\license.dat
 - Set SYNPLICITY_LICENSE_FILE to c:\flexIm\license.dat





license.dat file

ModelSim

VHDL and

Veriloa

Symplicity

License

Software id



```
PACKAGE AFALL1 actlmord 1999.400 COMPONENTS="Viewdraw Actel \
     ActelACT-1Library ActelACT-2Library ActelACT-3Library Generic \
     GenericCAE EDIF NetListWriter ViewgenSchematicGenerator \
     Export1076 EDIF NetListReader CRAFLIB VERILNET ViewBASE WDIRDB \
     Altran Attolumo Attmerose Attupolat Meca ViewGraf PARTSLIST" \
     SIGN=B56FD128C7D0
INCREMENT AFALL1 actilized 1999.400 05-dec-2006 uncounted \
     VENDOR SIRING="Platform:NI" exclusive:35" \
     HOSTID=DISK SERIAL NUM=a074afe9 dx=5 SIGN=4D2ACA78658C
FEATURE ACIEL SUMMIT actilizerd 6.3 05-dec-2006 uncounted \
     HOSITID=DISK SERIAL NUM=a074afe9 dk=172 SIGN=6E48D3D8E1709A46
FEATURE wflite syncad 10.0 05-dec-2006 uncounted CD826B8A5F9D \
     HOSITID=DISK SERIAL NUM=a074afe9 dk=157
FEATURE reactives:port syncad 10.0 05-dec-2006 uncounted 506721A3F2E0 \
     HOSITID=DISK SERIAL NUM=a074afe9 dk=137
FEATURE basicvodimport syncad 10.0 05-dec-2006 uncounted A1235A1BD49C \
     HOSTID=DISK SERIAL NUM=a074afe9 dk=130
FEATURE actelativlog microand 2006.12 05-dec-2006 uncounted \
     489D4A494DAD HOSTID=DISK SERIAL NIM=a074affe9
FEATURE acteletished mticend 2006.12 05-dec-2006 uncounted \
     F2AF24411BCC HOSTID=DISK SERIAL NUM=a074afe9
FEATURE PALACE ACTEL APA FULL aplus 4.000 05-dec-2006 uncounted \
     HOSTID=DISK SERIAL NUM=a074afe9 SIGN="03E4 2A9A FCDD 2AF7 D28E \
     31C3 229F 5481 924C CO9D 6700 B368 CF71 CB42 D6C8 D52D 1C20 \
     65E4 4455 7A42 01.37"
FEATURE symplify pc sympletyed 2005.132 05-dec-2006 uncounted \
     1D43F615A72D9E5CBDCA VENDOR SIRING=actel cem \
     HOSTID-DISK_SERIAL_NUM-a074afe9 \Expiration date
     NOTICE=CUSTID=CASNI2155712607150 SIGN="0034 46A7 A572 1BE2 \
     31.3B 81.7D 6EA4 DB9F 8940 9188 9303 7D3D 10C5 B367 5E6E 03BA \
     3504 5FFB 4979 7381 6046"
# Your Software ID is: 14D-B05C-33D #
```



Libero Project Manager Actel

Libero Project Manager Features



- Centrally Manages and Integrates Files and Tools
 - Coordinates Project Information between Tools
 - e.g., Family Is Selected Once and Communicated to All Tools
 - Provides Seamless Piping of Internal Design Files among Tools
 - From within Libero's Project Manager, User Can Invoke Tools for:
 - Design Entry
 - Stimulus Generation
 - Simulation
 - Synthesis
 - Design Implementation and Static Timing Analysis




Libero IDE Project Manager



■ Design Explorer Window

- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
 - Libero Continuously Analyzes and Updates Hierarchy










■ Design Explorer Window

- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
 - Libero Continuously Analyzes and Updates Hierarchy
- File Manager Tab Displays All
 Files in Project Grouped by Type










■ Design Explorer Window

- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
 - Libero Continuously Analyzes and Updates Hierarchy
- File Manager Tab Displays All
 Files in Project Grouped by Type

■ Language-Sensitive HDL Editor

Verilog 2001 or VHDL 93






Libero IDE Project Manager



■ Design Explorer Window

- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
 - Libero Continuously Analyzes and Updates Hierarchy
- File Manager Tab Displays All
 Files in Project Grouped by Type
- Language-Sensitive HDL Editor
 - Verilog 2001 or VHDL 93
- Tools Can Be Launched from Design Flow Window or Menus






Libero IDE Project Manager



■ Design Explorer Window

- Design Hierarchy Tab Displays Hierarchical Representation of Source Files in Project
 - Libero Continuously Analyzes and Updates Hierarchy
- File Manager Tab Displays All Files in Project Grouped by Type
- Language-Sensitive HDL Editor
 - Verilog 2001 or VHDL 93
- Tools Can Be Launched from Design Flow Window or Menus
- Log Windows Provide
 Status and Error Messages






Libero IDE Design Flow Window



Step-by-Step design flow decreases design development time

- Design Flow Window Displays:
 - Tools
 - Files
 - Transitions
 - Current State
 - Tool Tips
- Interactive Blocks
 - Activates Tools
 - View Files
- Display changes dynamically based on target family
- Tabs Switch between Flow Window and HDL Window



Libero IDE Design Flow Window File Status of Displayed Items



- Group of Files Can Be ...
- ... Missing
 - If ANY Are Missing, Block Is Shadowed Out
- ... Available and Current
 - Green Check Mark Is Shown



Available, but Not Current



If at Least One is Not Current, Warning Icon Is Displayed






Libero IDE Design Flow Window Tool States



- Disabled => Button Is Shadowed
- White => Available, but Not Yet Used
- Green => Completed Successfully
- Red => Error in Running Tool






Libero IDE Design Flow Window Structural Designs




Design Flow Window Can Be Configured For Structural Designs That Do Not Require Synthesis





Libero IDE Design Flow Window Synthesis Not Required








Libero Log Window Error Manager




- Error Manager Consists of 4 Tabs in Log Window:
 - All: Displays All Messages
 - Errors: Displays Error Messages
 - Warnings: Displays Warning Messages

Libero error manager tabs

- Info: Displays Information Messages
- Default Colors:
 - Red => Errors
 - Blue => Hyperlinks
 - Light Blue => Warnings




Icon appears next to each message



33



Libero IDE File Menu Options




Importing Files



- File -> Import Files
- Existing Design Files Can Be Imported into Libero Project


Schematics, Symbols, HDL (VHDL or Verilog), Stimulus (VHDL or Verilog), SmartGen Cores, EDIF Netlists, SDC Files, Constraint Files,



Import Files File Manager Tab




- Files Can Also Be Imported from File Manager Tab
 - Click on File Type and Select Import



Libero IDE File Menu User Preferences







Libero IDE User Preferences Automatic Software Update Check



■ Enable or Disable Checking for Updates When Libero is Launched






Libero IDE Checking for Software Updates Manually



■ Manually Check for Software Updates from Help Menu






Libero IDE User Preferences Project Startup Behavior



- Specify How Libero Behaves When Opened
 - Open with no project or open most recently used project
- Default Startup
 - Most Recent Project Is Opened When Libero is Launched
 - If None Exists, Libero Launches the New Project Wizard
- Default Can be Modified in Libero Startup Properties
 - Check or Uncheck "Open the most recently used project at startup"






Libero IDE User Preferences Log Window Colors



■ Specify Colors for Messages in the Libero Log Window






Libero IDE User Preferences Text Editor



- Text Editor Selection
 - Use Libero IDE Text Editor or External Text Editor
 - File > Preferences Text Editor Tab




Enter location of / external text editor if selected



Libero IDE Edit Menu Options








Libero Project Manager Find Module / Entity



■ To find Module in a Hierarchy, click Find Module Icon on Tool bar, or Click Edit/Find Module



- From the "Find Module" dialog you can select "Find Next"
 - Find by using regular expression e.g. *_cntrl => "mode_cntrl"
 - Find by matching exact case





Introduction to Libero v7.2.2

Libero Project Manager Find in Files



- Edit => Find in Files, or Toolbar Icons
 - Search for Files, Words, etc
 - Specify by File Types
 - Specify where to Search
 - Match Whole Word
 - Match Case
 - Regular Expression
- Results Shown in "Find in Files" Tab in Log Window








Find in Files Cross Probing



- Selecting File Name Presented in Find in Files Log Window ...
 - ... Opens Selected File in Libero Text Editor
 - ... Highlights Match











■ Displayed Windows Turned On or Off Using Libero "View" Menu







Libero IDE Options Menu










- Device change FPGA die or package
 - Family cannot be changed










- Device change FPGA die or package
 - Family cannot be changed
- Simulation specify simulation options
 - "Compile VHDL Package Files" option is on by default






Introduction to Libero v7.2.2





- Device change FPGA die or package
 - Family cannot be changed
- Simulation specify simulation options
 - "Compile VHDL Package Files" option is on by default
- Programming specify location of programming file and software






OEM Tools Support Tool Profiles



- Create or Edit Tool Profile for Project
 - Options > Profiles
 - Select Third-Party Tools & Versions
 - Synthesis
 - ► Vendor (e.g. Synplify)
 - Version
 - Physical Synthesis
 - **▶** PALACE
 - Version
 - Simulation
 - **▶** ModelSim
 - Select Version
 - Testbench Generation
 - **▶** WaveFormer Lite
 - Select Version
 - Name Profile and Save
 - Edit or Add Profiles As Needed






September, 2006

OEM Tools Support Tool Versions



- Tool Profiles
 - Now Automatically Finds Versions of Installed Tools




- Export/import Profiles
 - Allows saving & moving profiles to another project
 - Setting up a new project allows import from another project








- Add/Edit Profile Requires
 - ... Name of Profile
 - ... Choosing Tool
 - **♦** From Drop-down Menu
 - Choose Version
 - ... Choosing Tool Location
 - Browse for Location
 - Specify Location








Profile Conflict




- Occurs when Current Profile
 Settings Are Different from
 those of Previous Project that is
 Opened
 - May Have Newer Version Selected when Opening Project Created with an Older Version















Package Files Compile Order



- Package Files Displayed on Libero IDE File Manager Tab
 - VHDL Packages
 - Verilog Include Files
- Use Package Files Order Window to Indicate if Packages Are for Simulation, Synthesis or Both and to Set Compile Order
 - Use Up or Down Arrows to Change Compile Order
 - Check Boxes to Compile Packages for Simulation, Synthesis, or Both
- Select Options => Package Files Organization, or Right Click in Design Hierarchy Window





Libero Project Manager Designer Constraint Files



- User Can Specify Constraint Files To Send To Designer
 - Timing Constraints (.sdc) or Physical Constraints (.pdc)
 - Files may come from Synthesis or PALACE or be generated by the engineer Specify order which

files are imported Select Constraints for Designer Click to select a constraint file in the project, and use the Add button to pass the file to Designer. Use the Remove button to remove constraint files from Designer. Use the Up/Down arrow buttons to specify the order of the constraint files in Designer. Click here for details about other files used by Designer. Constraint files for Designer: Constraints files in the project: Test.sdc Test.acf Test 1.sdc Test 2.sdc Add Remove OK Cancel Help


Constraint files sent to Designer

Constraint files in project

Libero Project Manager Stimulus Files



- Libero Allows Users to Specify List of Stimulus Files for Simulation
 - No Stimulus File Selected by Default
 - Libero Remembers Stimulus Association for Any Block











- Libero Supports Hierarchical Testbenches
 - Select Multiple Files
 - Libero does not automatically determine compile dependencies of stimulus files








Libero IDE Designer Views Menu








Libero Project Manager Design Implementations




- Create Project Variations
 - Save Different Project Views for Comparison
 - Requires .adb file, Back-annotated File, Programming/Debugging File, or Post-layout Simulation **Folder**




Libero Project Manager Design Implementations



■ Add, Rename or remove design implementations







Libero Project Manager Design Implementations



- Implementations
 - Making Changes in Current View Can Change State of Project
 - Pre-Synthesis
 - Post-Synthesis
 - Post-Physical Synthesis
 - Affects All Other Views
 - Changing Implementation Files for Current View Does Not Affect Other Views




Libero IDE New Project Wizard



- Menu-Driven Wizard
 - File > New Project
- Status Guide Shows Current State
 - All Fields Must Be Filled in to Continue
- HDL Type Must Be Consistent with License
- Next Button Goes to Next Wizard Screen
- Finish Button Finishes/Closes Wizard after Making Changes. Saves All Selections.

Use Browse button to change project location \






Libero IDE New Project Wizard Select Device



- Select Family
- After Family Is Selected, Devices from that Family Are Displayed
- After Device Is Selected,
 Available Packages for that
 Device Are Displayed





Libero IDE New Project Wizard Select Tools



- **■** Synthesis
 - Vendor (e.g. Synplify)
 - Version
- **Physical Synthesis**
 - PALACE
 - Version
- **■** Testbench Generation
 - WaveFormer Lite
 - Select Version
- **■** Simulation
 - ModelSim
 - Select Version
- Support for Mentor Graphic's LeonardoSpectrum and Precision
 - Standard Tools Direct from Mentor
 - No Actel OEM Versions






Libero IDE New Project Wizard Add Files




- Add Existing Design Files to Project
 - Schematics, Symbols, HDL (VHDL or Verilog), Stimulus (VHDL or Verilog), SmartGen Macros or EDIF Netlists



Libero IDE New Project Wizard Finish



- Project Information Listed in Dialog Box
 - Click "Finish" to Complete Project Creation or "Back" to Make Corrections or Additions




Project summary shown in window








Default folder for Libero projects








Design Hierarchy Tab Block Properties




■ Block Properties Dialog Box Displays File Path, Date Created and Last Modified Date



Libero Project Manager Include Modules for Simulation



- Libero Only Passes Top-level Source-related Modules to Simulation
- If Other Source Modules Are Required for Simulation, Check Box on File Properties







Unknown Hierarchy



- Libero Displays Files in "Default Configuration" Tree
- Missing Files Indicated with "?"
- When Libero Cannot Determine
 Hierarchy, Files Are Shown with "X"
 under Unknown Hierarchy on Design
 Hierarchy Tab
 - Files also Shown with "X" on File Manager Tab
 - Examine these Files to Correct
 Problem or Remove File from Project











- Files Can Be Deleted from Project and from HDD
 - Files Deleted from HDD Cannot Be Recovered!




Libero IDE Online Help




- HTML-based Help System
 - Help Available for Error Messages,
 Specific Screens and Menus
 - Expanded Content



- Hyperlinks to Application Notes and Actel Web Pages
- Help Menu Provides Direct Access to All Libero PDF Reference Manuals





Design Entry



- Libero Supported Design Flows
 - Structural Schematic Flow
 - Mixed-Mode Flow
 - HDL Flow
- SmartGen Macro Builder
- ViewDraw Overview
 - Schematic Design Entry Tool



Libero Design Flows Actel

Libero Design Flows



■ Structural Schematic Flow

- Contains only Actel ViewDraw Library Components or Mix of Actel ViewDraw Library Components and Structural HDL
- Top Level Must Be Schematic!
- Synthesis Optional before Layout

■ Mixed-Mode Flow

- Schematic and RTL Blocks
 - May also Contain Structural HDL Blocks
- Top Level Must Be Schematic!
- Synthesis Required before Layout

■ HDL Flow


- VHDL or Verilog (not both)
- May Contain Structural Blocks



SmartGen Macro Builder Actel

SmartGen Macro Builder





- Create MacroFunctions from User'sParameters
- Optimized for Actel Architecture
 - High Speed
 - Small Area
- Rule-based Generation Guarantees Functional Accuracy
- Outputs:
 - VHDL Behavioral and Structural
 - Verilog Behavioral and Structural



Using SmartGen within Libero



- SmartGen Macros Can Be Used in ...
 - ... Structural Schematic flow
 - ... Mixed-mode Flow
 - ... HDL Flow


■ Steps:

- Launch SmartGen from Libero IDE Project Manager
- Create HDL Structural Implementation
 - VHDL or Verilog
- HDL Flow
 - Instantiate Macro in Top-level RTL
- Structural Schematic and Mixed-mode Flows
 - Create ViewDraw Symbol from Libero
 - instantiate Symbol in Schematic






Launching SmartGen from Libero








SmartGen User Interface



ONE CHIP is all you need


SmartGen Counter Example





SmartGen Counter Example










Users Can Control Buffering in SmartGen Macros






Introduction to Libero v7.2.2








SmartGen RAM Initialization




- Speeds up simulation time by reducing the initial writes to setup the memory
- Completely automated simulation flow
- MEMORYFILE property preserved throughout the flow
- Cascading of multiple RAM blocks handled automatically
- Supports industry standard memory content specification files




Introduction to Libero v7.2.2










Memory Content Manager Features




- Variable aspect ratio support
 - Read View & Write View
- Import of User Memory File
 - Intel hex format
 - Motorola- S format
- Multiple Radix for data and address display
 - Hex
 - Bin
 - Decimal



Structural Schematic Designs Actel










Design Capture







ViewDraw Overview



Schematic Design Entry Tool

ViewDraw Features



■ Powerful Editing Capabilities

- Simple, Push-Button GUI Enables Rapid Design Input
- Infinite Undo/Redo
- Dynamic Pan and Autoscroll
- Automatic Connection of Abutting Pins
- Rubber Banding of Connected Nets with Dynamic Redraw

■ Flexible and Customizable

- Designers can Add, Delete, or Reorder Items in Menu System
- Commands Can Also Be Entered via Function Keys or CLI
- Selectable Display Styles for Lines, Fill Patterns, Bus Widths



ViewDraw Additional Features




- ViewDraw AE can read
 - EPD 2.0 and 3.0
 - Generated schematics
 - Schematic files
 - Outputs in ViewDraw format
- ViewDraw can co-exist/co-install with ePD
 - Customers can switch back and forth between ViewDraw and ePD tools




Invoking ViewDraw



- Launch ViewDraw from Libero.
- **■** Create Schematic
- Save and Check




Enter schematic name





ViewDraw










■ Add -> Component






Adding Schematic Border



- Built-in Library Contains Several Sheet Border Templates
 - Templates Can Be Modified


Enter sheet name (asheet, bsheet, etc.)


















- Border Template Can Be Customized
- Open Border (File > Open)
 - Select Symbol from "Type" Menu






Customizing a Schematic Border (cont.)



Enter new sheet name

- Save File to New Name
 - (File > Save Copy As <name>)
 - Border Saved in Project Library
 - Visible on Libero File Manager Tab












- Open Saved Border and Edit (File > Open)
 - Add Lines, Arcs, Text, etc. as Necessary



Modified border visible on File Manager tab






Adding Schematic Components



- Add > Component from ViewDraw Menu
 - Add SmartGen Macros, Custom Macros or Actel Basic Cells
 - Select VCC or GND from 'actelcells'



September, 2006

Drawing Wires and Busses Adding a Net



■ To Add Net:


- Choose Add > Net (or Add > Bus)
 - ◆ Alternate: Click Wire) or Bus) lcon on Toolbar
- Specify Net Origination Point and Depress Left Mouse Button
- Drag Mouse to Form Net (or Bus), specifying Points along Net by Clicking Right Mouse Button
- Click Right Mouse Button to Insert Vertex in Net
- Release Left Mouse Button to Specify Ending Point for Net



Adding I/O Cells



- Add I/O Cells to Top-level Design Schematic
 - Schematic-only Designs or Structural Schematic Designs
 - Macros Contained in "actelcells" Component Library
- I/O Cells Must Have Dangling Hierarchical Connector Attached to Pad Side
 - Label Dangling Connector
- I/O Macros Can Be Buried in Hierarchy







Hierarchical Connectors



■ Use Hierarchical Connectors from ViewDraw Built-in Library for All Designs

- Add just like Any Other Component
- Same Connector for Wire or Bus
- Called 'in', 'out', or 'bi' in Built-in Libr
- Label Net or Bus Next to Connector







ViewDraw Attributes



- A Limited Number of Attributes Can Be Entered into Schematic and Passed to Designer
- ■\$Array Attribute
 - Creates Arrays of Cells in Schematic
 - Useful for I/O Buffers
 - Double-click Cell, Enter on Attribute Tab










- At Design Entry Completion, Save and Check Design
 - Click Save Check Icon
 - Use Tools > Schematic Checker

Viewdraw Status Bar:












■ Files in Implementation Are Displayed on Libero Design Hierarchy and File Manager Tabs












- Schematic Files Saved in "sch" Folder
- Symbol Files Saved in "sym" Folder
- Wire Files Saved in "wir" Folder
- Files Visible on Libero File Manager Tab












Completed Schematic








Libero Schematic Checker (Optional)



- Schematic Connectivity Checker in Libero
 - Checks for Errors Not Included in ViewDraw Save + Check
 - Optional Step Available from File Manager Tab







Structural Schematic Flow Using SmartGen Macros



- Launch SmartGen from Libero Project Manager
- Create HDL Structural Implementation
 - VHDL or Verilog
- Create ViewDraw Symbol from Libero and Instantiate Symbol in Schematic
 - Symbol Visible on File Manager Tab








Mixed-Mode Designs Actel










Design Capture







Mixed Mode Design Entry



- Mixed Mode => RTL Blocks within Schematic
 - HDL Blocks Can Be Structural or Behavioral RTL
 - RTL Blocks Can Be VHDL or Verilog (But Not Both)
 - Top Level Must Be Schematic

■ Procedure

- Create HDL Blocks
 - RTL Blocks Use HDL Editor or Import Existing Design Files
 - Structural Blocks Use HDL Editor or SmartGen
- Create ViewDraw Symbols for HDL Blocks
 - Done Automatically from Libero Design Flow Manager
- Instantiate Blocks in Schematics and Make Interconnects
 - Use Hierarchical Connectors from ViewDraw "built-in" Library for HDL Ports in Schematic











- Create RTL from Libero HDL Editor or Import File
 OR
- Create HDL Structural Implementation using SmartGen
 - VHDL or Verilog
- Create ViewDraw Symbol from Libero Instantiate Symbol in Schematic
 - Symbol Appears on File Manager Tab













Synthesize



- Optional for Pure Schematic or Structural Schematic Flows
 - All HDL Blocks Are Structural VHDL or Verilog (e.g., SmartGen Blocks)
- Required for Mixed-mode Designs
 - Designs Containing RTL Blocks
- Libero Launches Synplicity to Insert Pads and Optimize Design
 - Hierarchical Connectors Must Be Used
 - Structural Schematics with All Pads Instantiated Can Go Directly to Designer Tool








HDL Design Flow








Design Capture
































■ Comment Command Allows Users to Comment Sections of VHDL or Verilog Code








■ Comment Command Allows Users to Comment Sections of VHDL or Verilog Code








■ Comment Command Allows Users to Comment Sections of VHDL or Verilog Code








Uncomment Command Allows Users to Uncomment Sections of VHDL or Verilog Code







Uncomment Command Allows Users to Uncomment Sections of VHDL or Verilog Code






HDL Editor Detect Changes



■ If File Is Open in Libero HDL Editor and Modified by another Text Editor, Warning Is Issued





September, 2006

Warning


Libero

message in






- HDL Syntax Checker Available from File Manager Tab
 - Checks for Errors in HDL Blocks
 - Errors Indicated in Libero Log Window
 - Optional Step








Project Manager with Saved Files...



Functional Simulation








Simulation Flow




■ For Each Block You Want to Simulate . . .



Invoking WaveFormer Lite





WaveFormer Lite Features




- Allows Convenient Test Stimulus Specification via GUI
 - User Specifies Stimulus by Drawing Waveforms
 - Supports Copy / Paste / Append Operations
 - Significantly Reduces Testbench Creation Time
 - Automatically Converts Graphical Stimulus Files into HDL TestBenches
 - Can Generate:
 - VHDL Testbench (*.vhd)
 - Verilog Testbench (*.v)
- Users Can Annotate Waveform For Design Documentation



Drawing Stimulus




■ WaveFormer Lite Diagram Window






Creating Clocks






















































Drawing Signals



State button toggles automatically

/ Select "low" state button






Align curser and click!
Use zoom controls to make viewing easier



Drawing Signals Edge Placement






is all you need

ONECHIP














Double click "VAL" state button






September, 2006






Button will stay in "VAL" state






Drawing Busses






Drawing Busses






Drawing Busses





























Introduction to Libero v7.2.2























































Introduction to Libero v7.2.2























































Reactive Test Bench: Stimulus and Expected Response



- Draw stimulus waveforms on the input ports of the model under test.
- Draw expected response waveforms on the output ports of the model under test






Reactive Test Bench: Samples



- Samples Verify MUT Output
 - Sample constructs can monitor and perform actions based on the data sampled
 - Sample can work at a single point or over a windowed area
 - Sample can perform relative to the beginning of the transaction or relative to another event in the diagram.






Reactive Test Bench: Control & Looping



- Markers used for Control & Looping Sections of Transactions
 - Specify the end of the transaction
 - Create loops using for, while, and repeat loop markers
 - Insert HDL code






Reactive Test Bench: Variables



- Variables Parameterize State Values
 - Variables can drive values on stimulus waveforms
 - Variables can store values on expected waveforms
 - Waveform states can be expressed as conditional expressions using variables






Reactive Test Bench: Delays



- Delays Parameterize Time Values
 - Delays represent the time between two edges in the diagram
 - Specify min and max values
 - Delay values can be time or cycle-based
 - Conditionally control when edges occur





Reactive Test Bench: Help Resources



- Online Manual:
 - Choose Reactive Test Bench Generation Under the Help menu
- PDF Manual:
 - Reactive_testbench_Generation_Option.pdf under the Help folder in the SynaptiCAD install directory
- SynaptiCAD's website: www.syncad.com




Saving Stimulus



■ Save Stimulus

File > Save

- File Name May Contain Name of Top-level Module
- Stimulus Appears on Libero File Manager Tab











- Select Export from WaveFormer Lite Menu
 - WaveFormer Lite Has Many Export Options
 - Recommendations
 - ◆ VHDL Testbench Select "VHDL with Top Level Testbench"
 - Verilog Testbench Select "Verilog with Top Level Testbench"






Waveform and Testbench





Stimulus and testbench appear on File Manager tab in Libero





Introduction to Libero v7.2.2

ModelSim AE















	Actel Edition	PE	LE	SE
Operating System	Windows	Windows	Linux	All
Advanced Optimizations	N/A	N/A	N/A	Included
Performance Analyzer	N/A	N/A	N/A	Included
C Debugger	N/A	N/A	N/A	Included
Dataflow Window	N/A	Optional	Included	Included
Waveform Comparison	N/A	Optional	Included	Included
SWIFT	N/A	Optional	Optional	Included
Code Coverage	N/A	Optional	Optional	Included
Stand-Alone Viewer	N/A	Optional	Optional	Included
Assertions (PSL)	N/A	Optional	Optional	Optional
SystemC	N/A	Optional	Optional	Optional



September, 2006

ModelSim AE




- Same Functionality as ModelSim PE
 - Win NT, Win 2000 or Win XP
 - Node-Locked
 - VHDL or Verilog
- Reduced Performance
- No Co-simulation (VHDL and Verilog) Capability
- Limited to Simulation of Actel's Gate-level Libraries
- Supported through Actel



September, 2006








ModelSim Dockable Windows



- Windows Within The Main Window Are Dockable
 - Move The "Drag Handle" To The Desired Location




- Additional Window Features
 - Drag & Drop
 - ♦ HDL Items Can Be Dragged from Dataflow, List, Signals, Source, Structure, Variables, and Wave Windows ...
 - ... And Dropped into either List or Wave Window
 - Automatic Window Updating



ModelSim Main Window










- Workspace provides access to:
 - Libraries
 - Compiled Design Units
 - Design Source Files
 - Memory Modules






Objects Window




- Shows Names and Values of HDL Items in Current Region Selected in the Workspace
 - Objects include signals, nets, registers, constants and variables not declared in a process, generics and parameters
- Items Can Be Sorted in Ascending, Descending or Declaration Order
- Hierarchy (+) Expandable
 - VHDL Items Signals
 - Verilog Items Nets, Register Variables
 - Named Events
- "Drag & Drop"
 - Wave & List windows
 - Force Apply Stimulus
 - Filter Signal Types (input, output etc)
 - Find HDL Items



Source Window



- Can Be Un-docked From The MDI Pane Of The Main Window
 - Color-coded Comments, Keywords, Strings, Numbers, Executable Lines, Identifiers, System Tasks, Text
- Full Edit Capability
 - Save, Compile and Restart



Wave Window




Multiple Cursors

Virtuals

Drag & Drop

Multiple Panes

Zooming



Simulation Control

Item formatting


Cursor Measurements

is all you need



Creating Busses in Wave Window

■ Scalar Signals Can Be Combined into Vectors










- Signals Added to Wave Window Can Be Saved for Future Simulation Runs
 - File > Save from Wave Window






Locals Pane



- Displays Data Objects That Are Immediately Visible From The Statement That Will Be Executed Next
- Contents Of The Window Change From One Statement To The Next






DataFlow Window



Explore physical connectivity of design

- Displays processes, signals, nets and registers
- Links to Main, Process, Signals, Wave and Source windows
- Find feature allows searching for




Edit View Insert Format Tools Window

/testbench/FifoDemo 0/UTEST/INCDATAZ0/Q

Dataflow Window ModelSim AE Simulator



- The ModelSim AE simulator has a limited Dataflow functionality
 - Only one process and it's attached signals or one signal and it's attached processes are displayed






List Window




- Simulation Results in Tabular Format
 - VHDL Signals and Process Variables
 - Verilog Nets and Registers
- "Drag & Drop"
- Find Function
- Trigger / Strobe Properties
- **■** Write List
 - Tabular
 - Event
 - TSSI




■ Markers - Add, Delete or Goto






















Introduction to Libero v7.2.2






Advancing Simulation Time




■ Three Methods

- At VSIM prompt:
- VSIM 12> run 100 ms
- In Main Window Tool Bar:





In Wave Window Tool Bar:



Re-starting Simulation




■ Restart to Zero

- Force Restart at VSIM Prompt
- VSIM 12> restart –f
- In Main Window Run > Restart or Restart Button
- Displays Restart Dialog



■ Keep Current

- Listed Signals
- Waved Signals
- Breakpoints
- Logged Signals
- Virtual Signals





ModelSim Macro Files



- ModelSim Commands Can Be Saved in Macro File
 - The 'do' Command Executes Commands
 - Macro File Can Have any Name and Extension

Syntax:

do<filename> [<parameter_value>]

Example:

do run.do

This Command Executes File run.do

```
vlib presynth
vmap presynth ./presynth
vcom -93 -work presynth D:/Actelprj/count32/hdl/count32.vhd
vcom -93 -work presynth D:/Actelprj/count32/stimulus/count32.vhd
vsim presynth.testbench
add wave /testbench/*
run 1000ns
```



Libero Simulation Options



■ Simulation Options Can Be Set from Simulation Tab under Options

Specify simulation run time

Results Saved in run.do File


Use Automatic Do File allows Libero to automatically set up the simulation for the user

Include Do file allows Libero to include user-defined script. User can enter name of script file

Select min, typ, max simulation conditions for post-layout simulation

Default resolution based on family choice


1ps for 500K, APA, 54SXA, AX 1ns for all other families



Invoking ModelSim Pre- or Post-Synthesis




■ Click "Simulation" Design Flow Window or ...

















- ModelSim Automatically
 Compiles Design and Runs
 Simulation for 1 µS
 - (External) Signals from Testbench Automatically Added to Wave Window
 - Additional (Internal) Signals
 Can Be Added by User









Simulating Designs Summary




- Capture Design
 - Generate RTL Netlist (VHDL or Verilog)OR
 - Create Schematic
 - May Include RTL blocks
 - Structural VHDL or Verilog Netlist Automatically Created before Simulation
- Create Testbench
 - Use WaveFormer Lite, or Text Editor
- Associate Stimulus
- Run Pre-Synthesis Simulation





Synthesis













■ Click "Synthesis" in Design Flow Window or ..



Synplify Interface






Result File




- Synplicity Produces an EDIF Netlist
 - <design>.edn
- Libero Automatically Produces Structural VHDL or Verilog Netlist
 - <design>.vhd or <design>.v
 - Results Appear on File Manager Tab under Synthesis Files





Setting the Target Options





High fanout = slow, small designs
Low fanout = fast, large designs
Use defaults for first pass

By default, Synplify will insert Actel I/O macros on all the HDL I/O ports.
When synthesizing lower-level blocks, this must be disabled.



Global Constraints



- Frequency
- Symbolic FSM Compiler
- Configure HDL Compiler
- Resource Sharing




September, 2006

Global Frequency




Global clock frequency is applied to all clock domains in the design Low value means optimize for area





Symbolic FSM Compiler





When checked, it selects proper encoding for all state machines.

Encoding method can be set on individual state machines with syn_encoding directive in the HDL code








Options > Configure VHDL Compiler

Sets the default encoding style for enumerated types



Override encoding style on an individual basis using syn_encoding directive in constraint editor or the HDL source code


# of states	default encoding
1 - 4	sequential
5 - 24	one-hot
> 24	gray




Resource Sharing




■ When enabled, Synplify performs automatic sharing of operator resources, including adders, subtractors, incrementers, and decrementers.



Without resource sharing






With resource sharing












View Log





- Synplify Log contains Plenty of Valuable Information:!
 - Warnings and Errors
 - Double-click and Jump to Code!
 - Fanout I imit
 - Extraction Information (Found Counter, FSM, Adder, etc.)
 - Net Loading
 - Logic Buffering and Replication Information
 - Resource Usage
 - Critical Path Timing Analysis




Reading the Log File *Errors*



```
strobe.srr (log)
View Log
             $ Start of Compile
             #Sat Feb 27 08:15:48 1999
             Symplify VHDL Compiler, version 5.0.8, built Dec 22 1998
             Copyright (C) 1994-1998, Symplicity Inc. All Rights Reserved
             @E:"c:\test\design definition\hdl\vhdl\strobe.vhd":7:0:7:2|Expecting ;
             l erro≰ parsing file c:\test\design definition\hdl\vhdl\strobe.vhd
             REND.
             Proce<mark>ss took O. 🖺 strobe yhd (yhdi)</mark>
                                                                              library ieee;
  Double
                               use ieee.std logic ll64.all;
  Click!
                               entity strobe is
                               port(rst, wrt clk, decode: in std logic;
                                      strobe: out std logic)
                               end strobe;
                               architecture behave of strobe is
                                 type state is (strobe_lo, strobe_hi, waiting)
```

Constraint Editor





- Synplify facilitates constraint entry with a spreadsheet-like constraint editor.
- File->New
- Select Constraint File (Spreadsheet)


Select Files of type Constraint Files

- Press OK
- Extremely easy to use















- Constraint Editor supports a Drag and Drop interface.
- There are sheets for entering:
 - Clock Frequency or Period
 - Clock to Clock timing
 - Input/Output Constraints
 - Registers Constraints
 - Multi-Cycle Paths
 - False Paths
 - Attributes









Introduction to Libero v7.2.2









Introduction to Libero v7.2.2

Synplicity Directives and Attributes



Synplicity Directives and Attributes



- Let You Direct Analysis, Optimization, and Mapping of Design during Synthesis
- Attributes Control Mapping Optimizations
 - Attributes Can Be Entered in either .sdc Constraint File or HDL Source Code
 - Synplify Supports Limited Number of Attributes that Can Be Entered in Attribute Pane of the SCOPE Editor
 - Most Attributes Are Entered in your VHDL or Verilog Code
- Directives Control *Compiler* Optimizations
 - Directives Must Be Entered in HDL Source Code



alspreserve Actel-Specific Attribute



- Keeps Net from Being Collapsed in Designer (Back-end)
 Tools
 - Must also Add syn_keep to Ensure Synplicity Retains Net
 - Synplicity Adds alspreserve Attribute to EDIF Netlist



alspreserve Syntax



■ Verilog Syntax

```
object /* synthesis alspreserve = 1 */;
```

• Example:

```
module foo ( in, out);
input [6:0] in; output out; wire out;
wire or_out1 /* synthesis syn_keep=1 alspreserve=1 */;
wire and_out1; wire and_out2;
wire and_out3 /* synthesis syn_keep=1 alspreserve=1 */;
```

■ VHDL Syntax

```
attribute alspreserve of object : signal is true ;
```

• Example:

```
architecture comb of foo is
    signal and_out1, and_out2, and_out3, or_out1 : std_logic;


attribute syn_keep of and_out3 : signal is true;
    attribute syn_keep of or_out1 : signal is true;
    attribute alspreserve: boolean;
    attribute alspreserve of and_out3 : signal is true;
    attribute alspreserve of or_out1 : signal is true;
```





syn_radhardlevel Actel Antifuse FPGA Specific Attribute

Actel

- Sets Register Model for Module, Architecture or Registers
- Often Used for Radiation-Hardened Designs
- syn_radhardlevel <string value>
 - cc Use Combinational Cells to Implement Storage Elements
 - tmr Use Triple-Module Redundancy to Implement Registers
 - tmr_cc Use Triple-Module
 Redundancy where Storage Element Is
 Composed of Combinational Cells
 - none Use Standard Registers










syn_radhardlevel Example (cont.)



SCOPE attribute tab:



qΒ

syn_encoding Attribute



- Sets Encoding Style for State Machines
 - Overrides Default Style
- Default Style Compiler Selects Encoding Style Based on Number of States as Follows:

1 - 4 States: Sequential

• 5 - 24 States: One-hot

> 24 States: Gray

- ■syn_encoding Can Have the Following Values:
 - onehot
 - gray
 - sequential
 - safe



syn_maxfan Attribute




- Controls Maximum Fanout of Instance, Net, or Port
- Limit Specified by this Attribute May Be Treated as Hard or Soft Depending on Where It Was Specified
 - Soft Limit May Not Be Honored if it Degrades Performance
- You Can Apply syn_maxfan Attribute to Module, Register, Instance, Port, or Net
 - For ProASIC and APA Designs Only You Can also Apply to Module or Entity



syn_maxfan Usage



■ SCOPE Constraint Editor Usage



■ SDC File Syntax

define_attribute { object } syn_maxfan { integer }

■ Example – Limit Fanout for Signal clk to 200:

```
• • •define_attribute {clk} syn_maxfan {200}• • •
```



syn_maxfan Syntax



■ Verilog Syntax

```
object /* synthesis syn_maxfan = "value" */;
```

• Example:

```
module test (registered_data_out, clock, reset, data_in);
output [31:0] registered_data_out; input clock, reset;
input [31:0] data_in;
input reset /* synthesis syn_maxfan=1000 */;
// Other code
```

■ VHDL Syntax

```
attribute syn_maxfan of object : object_type is "value" ;
```

• Example:



syn_replicate Attribute




- Prevents Replication of Register
 - assign syn_replicate = 0 Turns Off Register Replication
 - Cannot Force Tool to Replicate
 - Works along with max_fanout Value
 - Only Supported on Individual Register
- When Will Synplify Replicate or Buffer?
 - Generally Flip-flops Are Replicated to Achieve Fan-out Control
 - For Combinatorial Cells, Buffers Are Added



syn_replicate Usage



■ SCOPE Constraint Editor Usage



■ SDC File Syntax

1 enables replication0 disables replication

define_global_attribute syn_replicate = { 1 | 0 }
Example - Disables All Replication in Design:



syn_replicate Usage (cont.)



■ Verilog Syntax

0 disables replication

object /* synthesis syn_replicate = 1 | 0 */;

• Example:

```
module norep (Reset, Clk, Drive, OK, ADPad, IPad, ADOut);
reg [31:0] IPad;
req DriveA /* synthesis syn replicate = 0 */;
assign ADPad = DriveA ? ADOut : 32'bz;
always @(posedge Clk or negedge Reset)
        if (!Reset) begin
           DriveA <= 0;</pre>
           IPad <= 0; end
        else begin
           DriveA <= Drive & OK;
           IPad <= ADPad; end</pre>
endmodule
```



syn_replicate Usage (cont.)



■ VHDL Syntax

false disables replication

```
attribute syn_replicate of object : object_type is
  true | false ;
```

• Example:



syn_sharing Directive



- Enables/Disables Resource Sharing of Operators inside Module during Synthesis
 - By Default, Directive Is Enabled (Value 1 for Verilog, true for VHDL).
 - If Resource Sharing Check Box in Project View is Disabled, You Can Still Enable Resource Sharing Using syn_sharing Directive



syn_sharing Usage



■ Verilog Syntax

```
object /* synthesis syn_sharing = 1 | 0 */;
```

• Example:

```
module my_design(out,in,clk_in) /* synthesis syn_sharing=0 */;
// Other code
```

■ VHDL Syntax

```
attribute syn_sharing of object: object_type is " true | false"; object can be architecture name
```


• Example:



syn_noclockbuf Synthesis Attribute



- Selects/Deselects Automatic Clock Buffering
 - Value of '1' (or Boolean TRUE) Turns OFF Automatic Clock Buffering
 - You Can Apply syn_noclockbuf Attribute to Module, Register, Instance, Port, or Net
- Synplicity SCOPE Constraint Editor Usage





syn_noclockbuf Attribute Usage (cont.)



■ Verilog Syntax

```
object /* synthesis syn_noclockbuf = "value" */;
```

• Example:

```
module test (registered_data_out, clock, reset, data_in);
output [31:0] registered_data_out; input clock;
input [31:0] data_in;
input reset /* synthesis syn_noclockbuf=1 */;
// Other code
```

■ VHDL Syntax

```
attribute syn_noclockbuf of object : object_type is "value" ;
```


• Example:



syn_insert_buffer Synthesis Attribute



- Directs Synplify To Infer Specific Pads
 - No Instantiation Required
 - Simple To Use: SCOPE, VHDL Or Verilog
 - Can Operate On Top Level INPUT Ports Only
 - Can Infer All INPUT And Global PADS
 - Not Documented in Help, SCOPE Menu Drop Down
- Synplicity SCOPE Constraint Editor Usage





syn_insert_buffer Attribute Usage



■ Verilog Syntax

object /* synthesis syn_insert_buffer = <name> */;

• Example:

```
module design1 (clk250, . . .);
input clk250 /*synthesis syn_insert_buffer = "CLKBUF_GTL25"*/;
output . . .;
```

■ VHDL Syntax

attribute syn_insert_buffer of object : signal is <name>;


• Example:



syn_global_buffers Synthesis Attribute (ProASIC3\E)



- Specifies The Number Of Global Buffers To Be Used
 - Use This Attribute To Restrict The Number Of Global Buffer Resources Used by Synplicity
 - Attribute Is Applied Globally On The Top-level Module Or Entity
 - Value Can Be Any Integer Between 6 And 18
- Synplicity SCOPE Constraint Editor Usage





syn_global_buffers Attribute Usage



■ Verilog Syntax

object /* synthesis syn_global_buffers = <maximum> */;

• Example:

■ VHDL Syntax

attribute syn_global_buffers of object : object_type is <maximum>;

• Example:







NAME	TYPE	VALUE	DESCRIPTION	
alspreserve	Α	Boolean	Prevents a net from being removed during Place and Route	
		sequential,		
		onehot,		
syn_encoding	Α	gray, safe	Specifies encoding style for state machines	
		1/0	Prevents an internal signal from being removed during	
syn_keep	D	true / false	synthesis and optimization	
syn_maxfan	А	integer	Controls the maximum fanout or an instance, net or port	
		1/0		
syn_noclockbuf	Α	true / false	Disables automatic insertion of clock buffers	
			Specifies register design technique to apply to a module,	
syn_radhardlevel	Α	string	architecture or instance	
syn_replicate	А	1/0	Disables register replication	
		1/0	Enables / disables the resource sharing operators insida a	
syn_sharing	D	true / false	module during synthesis	
		1/0		
syn_insert_buffer	Α	true / false	Directs Synplify to use specific I/O pads	
			Specifies the number of global buffers to be used in a	
syn_global_buffers	Α	integer	ProASIC3\E design	



Synplify and Synplify PRO for Actel



- Synplify for Actel Is Equivalent to Synplicity's Synplify Product.
 - Included in Libero Gold
 - Limited to Actel Products Only
- Synplify Pro AE has Additional Features
 - Included in Libero Platinum
 - Limited to Actel products only



Synplify® AE and Synplify Pro® Features Comparison




Synthesis options within Libero IDE				
Synplify Feature	Synplify AE ¹	Synplify Pro AE ³		
Synplicity's Proprietary Behaviour Extracting Synthesis Technology (BEST™) Algorithms	*	+		
Integrated Module Generation and Mapping	*	*		
SCOPE Multi-Level Design Constraints	*	*		
Comprehensive Language Support	*	*		
Language-Sensitive Editor	*	*		
Intuitive Use Model with Intelligent Defaults	*	*		
Direct Synthesis Technology	*	*		
Third Party Tool Integration	*	*		
Advanced Register Detection	*	*		
Hierarchy Browser Display	*	*		
Tel Scripting	*	*		
HDL Analyst® Solution	2	*		
Netlist Hierarchy	*	*		
Actel Device Support	All Devices	All Devices		
Multi-Point™ Synthesis	-	*		
Retiming/register balancing	-	*		
FSM Explorer	-	*		
Graphical State Machine Viewer	-	*		
Probe Point Creation	-	*		
Generic Cross-Probing of Critical Paths	-	*		
Gated Clock Conversion	-	*		
Multiple Implementations	-	*		



Synplicity Help






- Synplicity Has Complete Online Manual
 - Invoked from Help Pulldown or by Pressing F1



Post-Synthesis Simulation







Post-Synthesis Simulation



■ Steps:


- Synthesize Design with Synplicity
 - Generate EDIF Netlist from Symplicity
 - Libero Automatically Creates Structural VHDL or Verilog Netlist
- Run Post-synthesis Simulation on Structural Netlist








■ Click on "Simulation" in Design Flow window or...








- ModelSim automatically compiles structural netlist exported from Designer
 - Runs simulation for 1 uS
 - Structural library mapping handled by Libero
 - Pre-compiled libraries do not require compiling prior to simulation







Introduction to Libero v7.2.2

Place and Route















■ Click on "Place & Route" in Design Flow Window or...



Designer Interface





- Designer Provides GraphicalFlow Manager to LeadDesigner through Design Flow
- Completed Tasks Highlighted
- Design Flow Steps Listed at Top
- User Tools Grouped Below

Designer Error Manager Tabs (same as Libero)




Designer TCL Script Support



Industry-standard Language

- Tool Command Language
- Launch Multiple Tools from Single Script
- Launch Multiple Design Runs










- In File Menu, Click Execute Script File
 - Displays Execute Script Dialog Box



Tcl Scripts can be Executed from the Command Line:

Example:

d:\Libero\Designer\bin\designer script:my_script



Recording Scripts




- Designer Can Export Tcl Script File that Contains Commands Executed in Current Session
- Exported Tcl Script can be used to ...
 - ... re-Execute Same Commands Interactively or in Batch
 - ... Become More Familiar with Tcl Syntax



Importing Source Files





Multiple files can be imported at the same time

Libero sends Netlist and Constraint files to Designer Automatically


Import File types:

File Type	Extension
EDIF	*.ed*
VHDL	*.vhd
Verilog	*.V
Actel ADL Netlist	*.adl
Criticality	*.crt
Timing Constraint	
File	*.sdc
ProASIC Constraint	
File	*.gcf
Physical Design	
Constraint File	*.pdc



Importing Auxiliary Files





Optional step to import pin files, timing constraints, etc.

Import Auxiliary files after compile completes

Import File types:

File Type	Extension
Criticality	*.crt
PIN	*.pin
SDC	*.sdc
Physical Design	
Constraint	*.pdc
Value Change Dump	*.vcd
Switching Activity	
Intermediate	
File/Format	*.saif
Design Constraint File	*.dcf







- Option 1 Import Files in Designer
 - Source or Auxiliary Files
- Option 2 Import Files in TCL Script
- Option 3 Set All Constraints Directly in Designer
 - Physical PinEdit
 - Timing SmartTime or Timer



Constraint File Types



■ Physical

- Pin Locations
 - SX-A, SX-S .pin File
 - ◆ APA .gcf File
 - Axcelerator, ProASIC3/E .pdc File
- All I/O Attributes
 - Axcelerator, ProASIC3/E .pdc File

■ Timing


- All Constraints
 - ◆ All FPGA families .sdc File




September, 2006

Designer File Auditing







- Designer Audits Source Files to Ensure Imported Files Are Current
 - All Imported Source Files Are Dateand Time-stamped
 - Designer Notifies You if File Is Changed
- Audit Settings Can Be Changed (File > Audit Settings)
 - Enable / Disable Auditing
 - Move File to New Location
 - Associate File with Current Date and Time



Importing Files into Designer Summary




- Import the Following Source Files
 - EDIF, VHDL, Verilog Netlists
 - PDC, SDC, and GCF Files
 - Source Files Are Audited per User Settings
- Import the Following Auxiliary Files
 - DCF, SDC, PDC, VCD, and SAIF Files



Designer Compile





Reads Netlist

Compiles Design into Actel Database (ADB) File

Runs Combiner

Performs Design Rule Checking


Checks for Netlist Errors (Bad Connections and Fanout Problems)

Removes Unused Logic (gobble)

Verifies that Design fits into Selected Device

Compile Wizard





Select:

- Die
- Package
- **■** Speed Grade
- **Die Voltage**

Select Restrict Pin Usage


- **Reserve JTAG Pins**
- Reserve ActionProbe Pins

Select Ambient Temperature

- Commercial (0 70°C)
- **Industrial (-40 85°C)**
- Military (-55 125°C)
- **Custom**

Select Voltage Range





Add slides on ProASIC3 combining mccarthytim, 9/8/2006 TM15

Netlist Optimization Constraints ProASICPLUS Designs



- Attempts to Remove All Cells from Netlist that Have No Effect on Circuit's Functional Behavior
 - Reduces Overall Size of Design
 - Produces Faster Place and Route Times
 - Takes Advantage of Inverted Inputs of Logic Tiles
- By Default *All* Optimizations Are Performed on Netlist
- Original Netlist Preserved
 - Removed Cells Back-annotated with 0ns Delay in SmartTime



Netlist Optimization Constraints Options




- buffer Removes All Buffers Provided Maximum Fanout Not Exceeded
- inverter Removes All Inverters Provided Maximum Fanout Not Exceeded
- clocktree Removes All Inverters and Buffers in Nets Connected to Clock Inputs on All Flip-Flop Cell Types
- resettree Removes All Inverters and Buffers in Nets Connected to Reset Inputs on All Flip-Flop Cell Types
- const Replaces All Logical Elements with One or More Constant Inputs (Connected to Logical "1" or "0") by Simplified Logic Function
 - If Replacement Logic Function Is Inverter or Buffer, that Element Is Removed
- dangling Recursively Removes All Cells Driving Unconnected Nets



Import Log Flash Designs



- Import Log Written after Compile Step in Designer
 - Created under <name>.dtf directory
- What it Reveals
 - Promoted Globals
 - Distribution of Fanout
 - Device Utilization (RAMs, PLLs, IOs, Global Routes, Logic)
 - Internal and External Nets (Min, Average and Max fanout)
 - High Fanout Net Candidates to be Mapped to Spines
 - Internal Clocks





Designer Import Log Flash Designs



```
Compile Output:
```

NOTE [removed_pwr_gnd_cells]:

Removed 2 power/ground cells from the design.

Optimizing Netlist.

Removed cells

Promoting nets to globals.

Following nets are possible candidates for Globals/Spines:

<u>Fanout</u>	<u>Type</u>	Driver	Name
48	CLK_NET	CLK_pad/MUXTILE	CLK_c
48	SET/RESET_NET	RESET_pad/MUXTILE	RESET_c

Following nets are assigned to global resources:

<u>Fanout</u>	<u>Name</u>		
48	CLK_c		Nets assigned to global resources
48	RESET_c	ſ	r to to doorgited to grobal toodal ood

ONE CHIP is all you need





```
Importer Summary
==========
Part-Package: APA075-PQ208
        Core Slots:
                            3072
       RAM/FIFO Slots:
                            12
        I/O Slots:
                             158
                                    (Globals: 4)
                                                  (PLLs: 2)
Core Cells:
                             Usage: 16.0 percent
RAM/FIFO Cells:
                             Usage: 75.0 percent
                             Usage: 9.0 percent
IOs:
                             Usage: 50.0 percent
PLLs:
```

Actual number of tiles used

. . .

Nets	Count	Average Fanout	Max. Fanout	
	-			
Global	2	48.0	48	
External	18	2.9	20	Net statistics
Internal	113	1.9	16	
	-			
Total	133	2.7	48	





Identifying Removed Cells Flash Designs



While Compile or Layout Is Running, Temporary File Named deleted_blocks Is Created under <name>.dtf Directory

- Lists All Deleted Cells
- This File Automatically Removed after Layout Is Finished
 - ▶ Save File before Layout Completes or Run Place Option without Route







Netlist Optimization Example Flash Designs



```
-- example to test APA optimization
library ieee;
use ieee.std logic 1164.all;
entity test is
port (A, B, presetn, resetn, clk: in std logic;
      out1, out2, 01, 02: out std logic);
end test;
architecture RTL of test is
begin
process (clk, resetn)
begin
if (resetn = '0') then Q1 <= '0';
elsif (clk 'event and clk = '0') then O1 <= A;
end if;
end process;
process (clk, resetn, presetn)
begin
if (resetn = '0') then
                          02 <= '0';
elsif (presetn = '0') then Q2 <= '1';
elsif (clk 'event and clk = '0') then 02 <= B;
end if;
end process;
out1 <= A and not B;
out2 <= not A xor not B;
end RTL;
```




Deleted blocks











- Compile Button TurnsGreen if Compile CompletesSuccessfully
 - Errors Indicated in Designer Log Window




MultiView Navigator Actel

MultiView Navigator



- MultiView Navigator Includes the Following Tools:
 - PinEditor, I/O Attribute Editor, NetlistViewer, and ChipPlanner
- Supported for the following families:
 - Fusion, ProASIC3\E, APA, A500K, AX, SX-A, SX-S, eX
- Allows Cross-probing Among Different Designer Tools




Click one of these buttons to open MVN



MultiView Navigator





MultiView Navigator Windows



- Design Window
 - View Design as Logical Blocks, Physical Elements, Ports, Nets, and Regions
- World View Window
 - Shows Position of Current Viewing Window Relative to Chip
- Working Area Shows Current Active Tools
 - Tile or Cascade Active Tools
- Log Window Keeps Running Log of Activity
 - Output Shows All Messages
 - Errors Shows Error Messages
 - Warnings Shows Warning Messages
 - Info Shows Informational Messages
 - Find Window Keeps Result of Find Function for Later Usage




MultiView Navigator Toolbar



- File ->
 - Commit Writes any Changes Made in Editors to Design
 - Prelayout Check Verifies Placement Changes in Editors Are Legal
- Edit ->
 - Undo/Redo Allows User to Undo a Mistake or Redo an **Accidental Undo**
 - Find Enables Find Interface
- Zoom Controls
 - Zoom Region, Zoom In, Zoom Out, Zoom to Fit
- Assignment Options
 - Place, Unplace, Lock (Fix), Unlock (Unfix)
- Tools Menu
 - ChipPlanner, PinEditor, NetlistViewer, I/O Attribute Editor
- "1 click" commands
 - Commit and Check
 - Lock All
 - Unlock All
 - Un-assign All from Location
 - Un-assign All from Region







QQ

₩ 🕶 🕶 🔐



MultiView Navigator Prelayout Checker



- Infeasible Constraints Identified pre-Layout
 - Automatically Runs when You Commit from MVN
 - Users Can Run Using MVN Command Tools->DRC
- **■** Enhanced Checks
 - Overlapping Region Checks
 - Resource Overbooking
 - I/O Technology Checks





MultiView Navigator Find / Search




- Search for Instances, Nets or Ports
 - Wildcard (*) Matching
 - Advanced Options Choice of Log Window Pane for Search Results

■ Cross-probing from Find Tab to the other Four Windows





September, 2006



Pin Assignment Options



- I/O Locations Can Be Assigned as Follows:
 - Automatically by Designer Software during Layout
 - By Importing One of the Following:
 - Gatefield Constraint File (.gcf) (ProASIC and ProASICPLUS)
 - PIN File (Antifuse Devices)
 - Physical Design Constraint (.pdc) (Axcelerator and ProASIC3/E)
 - Manually using PinEdit Tool in Designer
 - ◆ Pin Assignments May Be Exported for Later Use



MultiView Navigator PinEditor




- Graphical Pin Location Editor
 - Drag and Drop Placement of Pins
 - Fix Pin Locations for Subsequent Place and Route Runs
- Flip Display
 - Enables Assignments as if Looking from Top or Bottom of Chip
- Assign I/O Bank Properties for Axcelerator and ProASIC3E
- Pinout Can Be Printed for Documentation





I/O Bank Configuration Axcelerator, ProASIC3E





VREF Pin Assignment Axcelerator and ProASIC3E



- Select Package Pin And Click Right Mouse Button
 - Select "Use Pin for VREF"





Designer Automatic I/O Bank Assignment



- I/O Bank Assigner for A3P/E and AX
 - Runs automatically during layout
 - Is available when at least one I/O bank is unassigned
 - Automatically assigns voltages to I/O banks that do not have I/Os assigned
 - ◆ Fills them with compatible I/Os
 - Assigns VREF pins if required
 - Respects manual assignment already in place
 - Maintains placement quality and performance
 - No impact on device performance
 - Can be controlled manually from within the MultiView Navigator







- Enter Design as Completely as Possible
 - Don't Worry about Functionality
- Compile (Ignore Warnings) and Layout
- "Fix"All Pin Assignments


 Edit > Select All then Edit > Fix
- Send Pin Report to PCB Layout
- Continue Working Out Bugs
 - Future Layouts Will Honor "Fixed" Assignments







■ Pin Report Can be Exported from Designer




Introduction to Libero v7.2.2 © 2006 Actel Confidential and Proprietary September, 2006





■ Pin Constraint File Can be Exported from Designer




I/O Attribute Editor Actel

MultiView Navigator I/O Attribute Editor



- Input/Output Attribute Editor
 - Select (Varies by Family):
 - I/O Standard
 - I/O Threshold
 - Slew Rate
 - I/O Power-up State
 - Enter Load Capacitance of Load
 - Does Not Change SDF File Generation
- Spreadsheet-like Sort, Copy, Paste





MultiView Navigator I/O Attribute Editor (cont.)



Double click on column to sort display by that column

Hold down CTRL key to select multiple rows

	•• I/O Attribute Editor							_ D X		
		▼ I/O Standard	Output Drive (m.A)	Slew	Fesistor Pull	Input Delay	Output Load	Use I/O Reg	Hot <u>▲</u>	
	1	LVTTL	24	High	None		35			
П	2	LVTTL	24	High	None		35			
٢	3	LVTTL	24	High	None		35			
Ш	4	LVTTL ▼	24	High	None		35			
	5	LVTTL	24	High	None		35			
	6	PCI	24	High	None		35			
	7	PCIX	24	High	None		35			
	8	FALLE	24	High	None		35			
	9	LVTTL	24	High	None		35			
	10	LVTTL	24	High	None		35			
	11	LVTTL	24	High	None		35			
	12	LVTTL	24	High	None		35			
	13	LVTTL	24	High	None		35			
	14	LVTTL	24	High	None		35		-1	
	15	LUTTI	24	High	None		35	T		
	ر ت									


With multiple rows selected, changing the value of a drop-down item with CTRL key pressed will change the value for all rows




MultiView Navigator Package Pins View



■ Package Pins View Shows All Pins on Package








MultiView Navigator Netlist Viewer



- Displays Netlist in Hierarchical Manner
 - Explore each Level of Hierarchy and Trace Signals



MultiView Navigator Netlist Viewer (cont.)



- Viewing Options
 - Push, Pop, Jump to Top
 - Go to First Page, Go to Last Page, Go to Next Page, Go to Last Page

 Right-click on Net to Follow Net to Other Pages or Net Driver



Highlight, Highlight Append, un-Highlight, un-Highlight All

✓ Allow Page Splitting

Follow Net into...

Go to Net Driver

Can't pop up top level

Page 2

Page 3

Page 7




- Allows Page Splitting
 - Allows User to Decide if All Elements on that Level Are Shown as Single Page



MultiView Navigator Netlist Viewer (cont.)



- View Pre- and Optimized Netlists for ProASIC3\E, ProASICPLUS and Axcelerator
 - Pre-optimized Netlist Is Original Hierarchical Netlist
 - Optimized Netlist is Flattened
 - Reflects what other Tools Use (ChipEdit, PinEdit)





MultiView Navigator LogicalCone




- Helps View Critical Portions of Netlist
 - Identify Critical Paths using SmartTime
 - Add this Logic to LogicalCone
 - Incrementally Add / Remove Logic from Cone
 - CrossProbe from / to LogicalCone
 - All NetlistView Features available in LogicalCone
 - New LogicalCone Tab in Hierarchy Window
 - New LogicalCone Menu Accessible from NetlistViewer
 - Can Simultaneously Create Multiple Cones
 - Set of Macros Can Be Highlighted, then Added to Cone
 - LogicalCone Data No Longer Valid after Recompile
 - Applies to All Families Supported by MVN




LogicalCone User Interface









ChipPlanner



- Editing and Floorplanning Support for:
 - Fusion, ProASIC3\E, ProASICPLUS, ProASIC, Axcelerator, eX, SX-A and SX-S Families
 - Use ChipEditor for All other Actel FPGA Families
- ChipPlanner Capabilities:
 - Editing
 - Place, Unplace, or Move Logic and I/O
 - View Macro Placements Made during Layout
 - View Net Connections with Ratsnest or Route View
 - View Architectural Boundaries
 - ◆ View and Edit Silicon Features, such as I/O Banks
 - View Placement and Routing of Paths when Used with SmartTime
 - Floorplanning
 - Create and Assign Logic or Nets to Regions
 - Cross-probe with Silicon Explorer to Select Probes



ChipPlanner Terminology



■ Region

- Defined sub-Portion of Die
- Shapes Rectangular or Rectilinear (Union of Rectangles)
- Types:
 - Empty No Logic Can Be Put into this Region
 - Inclusive Assigned Logic Must Be Put into this Region
 - Other Unassigned Logic Can Be Added to this Region by Layout
 - Exclusive Only Assigned Logic Can Be Put into this Region
 - ► Not Supported for APA or A500K

Assign

- Place Logic into Particular Region or Location
 - **♦** Similar to "Place" in ChipEditor

■ Lock

- Finalizes Allocation of Logic in Particular Location
 - ♦ Similar to "Fix" in ChipEditor




ChipPlanner Editing and Floorplanning



- Drag Logic or I/O to Desired Location
- ChipPlanner Floorplanning Functions
 - Create Logic Region
 - Create Empty Region
 - Select Region
 - Move Region
 - Delete Region
 - Resize Region
 - Assign/Unassign Logic to Region

■ Regions Can Span Logic, Memory Cells and I/O






ChipPlanner Empty Region



- Region > Create Empty
 - No Logic Assigned to Empty Regions






ChipPlanner Inclusive Region



- Region > Create Inclusive
 - Assigned Logic Put in Inclusive Region
 - Other Logic May also Be Put in this Region






ChipPlanner Exclusive Region (Axcelerator and ProASIC3/E)



- Region > Create Exclusive
 - Only assigned logic placed in exclusive region






ChipPlanner Local Clock Region (ProASICPLUS)



- Region > Create Local Clock
 - Assign net to a spine region graphically
 - All logic connected with the net will be assigned to the spine region






ChipPlanner Quadrant Clock Region (ProASIC3/E)



- Region > Create QuadrantClock
 - Graphically Assign net to a Quadrant Clock





ChipPlanner Region Color Control



- Individual Region Color Control
 - Regions Have Different Default Colors Based on Types
 - Can Change Each Region's Default Color
 - Region Colors Saved in .adb File
 - Region Colors Reset to Defaults upon Recompile




ChipPlanner Region Properties



- Region > Properties
- Indicates:
 - Region Type
 - Region Width, Height and Origin
 - Region Usage
- Shows Region Default Color
 - Default Color Can be Changed
- Also Provides Access to Assignment Window

Region size and utilization


Change region color.





MultiView Navigator Region Color Control Example







ChipPlanner Logic Assignment



- Two Logic Assignment Methods
 - Assignment Window (Region > Assign/Unassign Logic...)
 - Provides Search and Selection Capability
 - Also Available from Region Properties Dialog Box
 - Drag and Drop Logic into Region
- Checkmark Indicates Assigned Logic






ChipPlanner Display Settings



- Users Can Show/Hide Object and Assign Color to Resource
 - View > Display Settings







Introduction to Libero v7.2.2


ChipPlanner Viewing Nets



- Select Net View Options from Nets Toolbar:
 - Display No Nets
 - Display Input Nets
 - Display Output Nets
 - Display Input and Output Nets
 - Display Ratsnest
 - Display Routes
 - **◆** Routes Option for ProASIC, ProASICPLUS, ProASIC3/E, Fusion










View Routes


ChipPlanner Highlighting Nets



- Selected Nets Can Be Highlighted to Aid Analysis
 - Select Net from Design Window Nets Tab or Search Results
 - Change Highlight Color from Toolbar or Edit Menu









ChipPlanner ProASIC/ProASICPLUS



■ Floorplanning Capabilities


- Define Rectangular Regions
 - x/y Location Displayed During Region Resize
 - Only Empty and Inclusive Regions Supported for APA and A500K
- Assign Logic, Regular I/O and Regular Nets to Region
 - Drag and Drop Assignments
 - Selection Highlighting and Color Selection
- Create Local Clock Region
- Multi-region Assignments Not Recommended
- I/O Assignments
- View Spines Created through GCF
- View Routing



Silicon Support ProASIC/ProASICPLUS



- Multi-type Region Support
 - Region Support for RAM
 - LocalClock Regions Can Include RAM and I/O
 - Controlled by Compile Option (Designer -> Options -> Compile)
 - Need to Recompile after Modifying Option
 - ◆ Default is ON for New Designs from Designer 6.0 on






ChipPlanner Axcelerator



■ Floorplanning Capabilities

- Define Rectangular Regions
 - Empty, Exclusive and Inclusive Region Support for Axcelerator
 - Modify Region types (Inclusive / Exclusive)
- Assign Logic and Nets to Region
 - ♦ I/O Assignments
 - PLL and RAM Assignments
- Drag and Drop Assignments
- Multi-region Assignments NOT Recommended






Silicon Support Axcelerator



- LocalClock Region Support
 - Created through PDC only
 - PDC Syntax
 - assign_local_clock -type routing_resource_type -net netname
 <local_clock_region> [local_clock_region] [local_clock_region] ...
 - ◆ routing_resource_type is either hclk or rclk
 - ♦ local_clock_region is Hierarchical Resource Name of Specific Clock Region
 Tile3b.colN-1





ChipPlanner Scripting Support



■ ProASIC/ProASICPLUS

- Existing GCF Format and Capabilities
- GCF Enhancement to Support Partial I/O Regions

Axcelerator

- PDC Commands for Floorplanning
 - Define and un-Define Region
 - ► Rectangular
 - ► Rectilinear (Currently Only Supported in PDC)
 - Region Types
 - **►** Empty
 - Inclusive
 - Exclusive
 - Assign and Unassign Resources
 - **▶** Macros
 - Nets
 - Reset Floorplan



MultiView Navigator Active Lists




- "Enables User To Compile Lists Of Important Resources
 - Instances
 - Nets
 - Macros
 - Regions
- Default Lists
 - Unassigned Instances
 - Unassigned Pins
 - Clock Nets
- Navigate Thru Design To Find Status Of Important Design Resources



MultiView Navigator Viewing Active Lists



■ Open Default Active Lists from MVN Tools Menu






MultiView Navigator Creating Active Lists




■ Users Can Create New Active Lists








■ Global Planner Function Within the MVN Tools Can Be Used To Place Global Nets Automatically




- Global Planner Can Distinguish Between Locked And Non-locked Quadrant Clock Regions
 - Each Quadrant Clock region can be marked as locked
 - New capabilities:
 - Each Quadrant Clock region can be locked manually using a PDC file or through the MVN
 - Each locked Quadrant Clock region is not changed; Non-locked Quadrant Clock regions are deleted and recreated each time the Global Planner is executed





ChipEditor ACT1,2,3, MX, SX








ChipEditor ACT1,2,3, MX, SX






- Graphical Placement Editor
 - Place Logic Modules and I/O
- ChipEdit Shows Routing
 Congestion with "Rats Nest"
 Views
- Gives More Control to Power User



ChipEditor Viewing Routing



- Rats Nest View Shows Connectivity
 - Example CLKBUF Connected to Several Registers






ChipEditor Viewing Routing (cont.)



- Minimum Spanning Tree Mode
 - Shows Connectivity between Selected Macros





Timing Constraints and Analysis



SmartTime Overview



- SmartTime is Actel's New Static Timing Analysis Tool
- SmartTime Replaces the Original Timer for:
 - SX-A, RTSX-S, eX, AX, RTAX-S
 - 500K, APA, ProASIC3\E and Fusion
 - All Future Products



SmartTime Features



- Graphical Constraint Entry
- SDC Constraint Support
- SDC Constraint Checker
- Analysis
 - Cross-clock Domain Analysis
 - Flexibility in Clock Domain Selection
- Improved Ease-of-Use
 - Separate Constraint & Analysis Views
 - Separate Maximum & Minimum Analysis Views
 - Clock Domain Browser for the Analysis View
 - Visual Constraint Dialogs
 - Customizable Timing Information for the Paths List
 - Constraint Entry from the Analysis Window
 - Customizable Timing Reports
 - Filtering Capabilities
 - Persistence of User Settings



SmartTime SDC Constraint Support



■ Constraints

- SDC create_clock
- SDC create_generated_clock
- SDC set_input_delay
- SDC set_output_delay

Exceptions

- SDC set_false_path -from -through -to
- SDC set_multicycle_path -from -through -to



September, 2006





SDC Constraint	Fusion	ProASIC3E	ProASIC3	Axcelerator	ProASIC PLUS	A500K	Хө	A54SXA	A54SX	42MX	3200DX	ACT3	ACT2 / 1200XL	ACT1
create_clock	>	>	>	>	>	y 1	>	>						
create_generated_clock	>	>	>	>	>	y 1	\	>						
set_input_delay	>	>	>	>	>	y 1	y 1	y 1						
set_output_delay	>	>	>	>	>	y 1	y 1)						
set_false_path	>	>	>	>	>	y 1	y 2	y 2						
set_multicycle_path	>	>	>	>	>	y 1	y 1	y 1						
set_maximum_delay	>	>	>	>	>	v 1	√ ²	y 2						

- ¹ Supported for analysis only
- ² Only -through option supported for layout




September, 2006

SmartTime Windows



- SmartTime Includes of Separate Constraint Editor and Timing Analysis Windows
 - Constraint Editor GUI Based Constraint Entry
 - Timing Analyzer Provides Delay Information




Click to launch SmartTime Constraint Editor or Analysis Views



SmartTime Constraints Editor






■ Use Constraints Editor to:

- Enter or Edit Timing Requirements:
 - Clock Frequency, Input and Output Delays
- Enter or Edit Timing Exceptions:
 - Max Delay, Multicycle Paths, False Paths
- Browse Clock Domains



SmartTime Timing Analysis View






- Determine Maximum Operating Frequency
- Verify Setup and Hold Requirements
- Identify Timing Violations
- Browse Clock Domains
- Set Constraints on Specific Pins or Sets of Paths
- Copy, Print, Expand or Cross-Probe Sets of Paths



SmartTime Toolbar



- The SmartTime Toolbar Contains Commands for Performing Common Operations.
 - Tool Tips Are Available for Each Button.





September, 2006 **353**

SmartTime Constraint Entry



- **■** Clock Constraints
- Input and Output Delay Constraints
- Clock Exceptions



SmartTime Clock Domains




- SmartTime Detects Possible Clocks by Tracing Back from the Clock Pins of all Sequential Components Until it Finds:
 - An Input Port
 - The Output of Another Sequential Element, or
 - The Output of a PLL
- SmartTime Classifies Clock Sources Into Three Types:
 - Explicit Clocks
 - Potential Clocks
 - Clock Network
- Each Clock Domain Contains at Least 3 Path Sets:
 - Register to Register
 - External Setup or Hold
 - Clock to Out



SmartTime Entering Clock Constraints




■ Visual Constraint Dialog Box Simplifies Constraint Entry







- Clock Constraints in Constraint Editor
 - Select Constraint to Add, Edit or Delete




Double-click constraint type to add constraint



SmartTime Generated Clock Constraints




- Constraints For Internally Generated Clock Can Be Specified Using Generated Clock Constraints
 - Useful For Constraining PLL Outputs






SmartTime Entering Generated Clock Constraints






SmartTime Generated Clocks - PLL Outputs









SmartTime Constraint Entry




- **■** Clock Constraints
- Input and Output Delay Constraints
- **■** Clock Exceptions



SmartTime Input Constraints




- Input Constraints can be Entered as Input Delay or External Setup/Hold
 - Input Delay Enter Input Delay in Terms of Delay Budget Outside FPGA
 - SDC Format
 - External Setup / Hold Specify Input Delay Budget Inside FPGA
 - Used by Previous Actel Timer



Input Constraints Input Delay




■ Visual Constraint Dialog Box Simplifies Constraint Entry



Input Constraints External Setup / Hold






SmartTime Input Constraints



- Input Delay Constraints in Constraint Editor
 - Constraint Displayed as External Setup / Hold and Input Delay






SmartTime Output Constraints




- Output Constraints Define the Delay of an Output Relative to a Clock
- Output Constraints can be Entered as Clock-to-Output or Output Delay
 - Clock-to-Output: Specifies the Output Delay by Specifying the Timing Budget Inside the FPGA (default)
 - Output Delay: Specifies Output Delay Constraint by Specifying the Timing Budget Outside the FPGA
 - SDC Format



Output Constraints Clock-to-Output




■ Visual Constraint Dialog Box Simplifies Constraint Entry



Output Constraints Output Delay






SmartTime Output Delay Constraints



- Output Constraints in Constraint Editor
 - Displayed as Clock-to-Output and Output Delay
 - Select Constraint to Add, Edit or Delete





SmartTime Constraint Entry



- **■** Clock Constraints
- Input and Output Delay Constraints
- Clock Exceptions



Timing Exceptions False Paths




- The False Path Constraint Removes Timing Requirements on Specified Paths
 - Starting Points Are Input Ports or Register Clock Pins
 - Ending Points Are the Register Data Pins or Output Ports
- False Paths Are Not Considered During the Timing Analysis
- False Path Constraints Take Precedence Over Multiple Cycle Path Constraints and Overrides Maximum Delay Constraints



SmartTime Entering False Path Constraints



■ Specify From, To, Through Pins






False Path Constraint Source Pins



■ Specify Starting Point for False Path






False Path Constraint Through Pins



■ Select a List of Pins or Nets for the False Path Passes
Through





False Path Constraint Destination Pins



■ Specify the End Points for the False Path






False Path Example



- Multiplexer S Input Never Changes
 - FF1, FF2 and FF3 to FF4 through MX0: A are False Paths











■ False Path Constraint Through MX0:A







- False Path Constraint in Constraint Editor
 - Select Constraint to Add, Edit or Delete






Timing Exceptions Multicycle Paths



- The Multicycle Path Constraint Overrides the Single Cycle Timing Requirement Between Sequential Elements
 - The Number of Clock Cycles for Setup or Hold Check Is Specified in the Constraint
- False Path Constraints Take Precedence Over Multicycle Path Constraints






SmartTime Entering Multicycle Path Constraints




- Specify Path Multiplier and From, To, Through Pins
- Add Path Multiplier




Multicycle Path Example Binary counter



- Binary Counters Contain Multicycle Paths
 - **◆ Enter Multicycle Constraint to Obtain Proper Timing Analysis**





Timing Exceptions Maximum Delay




- The Max Delay Constraint Is Used To Specify The Maximum Delay For Timing Paths In The Design
- Max Delay Is A Timing Exception And Overrides The Timing Requirement Between Sequential Elements
- Max Delay Can Also Be Used To Constrain Input To Output Paths In Combinatorial Designs



Timing Exceptions *Maximum Delay*



■ Maximum Delay Constraint Overrides Clock Constraint



SmartTime 7.2 New Features



- Clock Source Latency
- Asynchronous Checks
- Datasheet Generation
- Tcl Commands
- Additional Ease-of-Use Features
 - User sets management (editing, adding exceptions...)
 - Clock network details in expand path
 - Automatic creation of generated-clocks on PLLs
 - Multicycle with hold specifier
 - Expanding parallel paths
 - Reports in spreadsheet format
 - Logic stage count column in analysis window
 - Clock constraints in summary window
 - Select all in add path set dialog
 - Path aware exceptions
 - Improved auto-TDPR constraint setting



SmartTime 7.2 New Constraint Entry Features



- Specify Multicycle Path Constraint for Setup, Hold or Both
 - Supported in GUI and SDC Commands
- Specify Clock Source Latency
 - Use to Model Clock Insertion Delay when Clock Generation is not part of the Design
- Specify Early and Late Clock Arrival Times
 - Analyze Performance for Clock Jitter
- Automatic Creation of Generated Clocks
- New TCL Commands




SmartTime 7.2 Multicyle Path Constraints



■ Specify Whether Multicycle Path
Applies to Setup Check, Hold Check or
Both


Specify different multiplier for setup analysis and hold analysis



Clock Source Latency: Definition



- Specify delay when clock is generated outside the design
- Specify clock jitter




■ Clock Source Latency can be attached to any clock constraint (internal or external)



Clock Source Latency: Constraints Specification



- Specify Clock Insertion Delay
- Specify Early and Late Times for Rising and Falling Edges
- SDC Constraint: set_clock_latency






SmartTime 7.2 Automatic Creation of Generated Clocks



- Automatic Creation Of Generated Clock Constraint Based On Static Configuration of PLLs for AX, RTAX-S, Fusion, ProASIC3/E
- No Effect Unless The Clock Reference Has A Clock Constraint





September, 2006

SmartTime 7.2 New TCL Commands



- st_create_set Creates A Set Of Paths To Be Analyzed
- st_edit_set Modify The Paths In A User Set
- st_remove_set Deletes A User Set From The Design
- st_commit Saves The Changes Made In SmartTime To The Design .adb File
- st_restore Restores Constraints Previously Committed In SmartTime
- st_expand_path Displays Expanded Path Information For Paths
- st_set_options Sets options for timing analysis
- st_list_paths Displays the list of paths in the same tabular format shown in SmartTime



Timing Analysis with SmartTime Actel

Timing Analysis with SmartTime




- Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools



SmartTime Analysis View Design Summary



- Performance Summary is Displayed in Maximum and Minimum Delay Analysis View
 - √ Indicates Timing Requirements Met for That Domain
 - X Indicates There Are Violations Within the Domain






SmartTime Design Summary



- Minimum pulse width check performed on paths in design
 - Information is used to determine the maximum operating frequency reported in the SmartTime Design Summary





Timing Analysis with SmartTime




- **■** Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools



SmartTime Setup Check



■ Setup Check is Displayed in Maximum Delay Analysis View




- Setup Check Calculation
 - Arrival time = Launch edge (0) + max Clock to FF1 + max Data path
 - Required time = Capture edge (T) + min Clock to FF2 Setup of FF2
 - Slack = Required Arrival = Violation if < 0









■ Setup Check


- Arrival time = Launch edge (0) + max Clock to FF1 + max Data path
- Required time = Capture edge (T) + min Clock to FF2 Setup of FF2
- Slack = Required Arrival = Violation if < 0







■ SmartTime Uses Multicycle Path Constraint in Setup Check




- Setup Check Calculation
 - Arrival time = Launch edge (0) + max Clock to FF1 + max Data path
 - Required time = Capture edge (2T) + min Clock to FF2 Setup of FF2
 - Slack = Required Arrival = Violation if < 0







- Add Multicycle Exception from Analysis View
 - Right-click on the Path in the Analysis Window











- Add Multicycle Exception
 - Fields are pre-filled with the path information

Path multiplier = 2









■ Setup Check


- Arrival time = Launch edge (0) + max Clock to FF1 + max Data path
- Required time = Capture edge (2T) + min Clock to FF2 Setup of FF2
- Slack = Required Arrival = Violation if < 0



SmartTime Expanded Path Timing Information



■ Right-click a Path in the Path List Displays the Expanded Path in a Separate Window





SmartTime Expanded Path (cont.)



■ Expanded Path View Includes a Schematic of the Path


	Pin Name	Туре	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Ec
Fro	m: Q[0]:CLK		•	•					
To:	Q[11]:D								
data	a required time						7.111		Г
data	a arrival time				-		6.543		
slac	k						0.568		
Data	a arrival time calculation								
CLK	•					0.000	0.000		
Q[0]):CLK	clock network			+	1.799	1.799		r
Q[0]	•	cell		ADLIB:DFN1C1	+	0.535	2.334	4	f
	JNTING_count_3_G_1_5:A		Q_c[0]		+	0.655	2.989		f
COL	JNTING_count_3_G_1_5:Y	cell		ADLIB:NOR2B	+	0.380	3.369	6	f
cou	JNTING_count_3_G_1_3:B	net	COUNTING_count_3_DWACT_ADD_CI_0_tmp[0]		+	0.288	3.657		f
COL	JNTING_count_3_G_1_3:Y	cell		ADLIB:NOR3B	+	0.458	4.115	3	f
COL	JNTING_count_3_I_82:A	net	COUNTING_count_3_DWACT_ADD_CI_0_g_array_3[0]		+	0.364	4.479		f
COL	JNTING_count_3_I_82:Y	cell		ADLIB:NOR2B	+	0.380	4.859	2	f
COL	JNTING_count_3_I_61:A	net	COUNTING_count_3_DWACT_ADD_CI_0_g_array_11_1[0]		+	0.760	5.619		f
COL	JNTING_count_3_I_61:Y	cell		ADLIB: AX1C	+	0.719	6.338	1	f
Q[11	•	net	COUNTING_count_3[11]		+	0.205	6.543		f
data	a arrival time						6.543		
Data	a required time calculati	on							
CLK	•	Clock Constraint				5.714	5.714		
	1]:CLK	clock network			+	1.799	7.513		r
Q[11	•	Library setup		ADLIB:DFN1C1	-	0.402	7.111		
data	a required time						7.111		

Right click in window to zoom

SmartTime Hold Check



■ Hold Check is Displayed in the Minimum Delay Analysis View




- Hold Check Calculation
 - Arrival time = Launch edge (0) + min Clock to FF1 + min Data path
 - Required time = Launch edge (0) + max Clock to FF2 + Hold of FF2
 - Slack = Arrival Required = Violation if < 0



SmartTime Hold Check (cont.)





■ Hold Check


- Arrival time = Launch edge (0) + min Clock to FF1 + min Data path
- Required time = Capture edge (0) + max Clock to FF2 + Hold of FF2
- Slack = Arrival Required = Violation if < 0




SmartTime External Setup Check



- External Setup Defines the Timing Requirements at the Input Pins
- External Setup Check is Displayed in the Maximum Delay Analysis View for Each Clock Domain






- External Setup Check Calculation
 - Arrival time = max Input Pad to FF1
 - Required time = min Clock to FF1 Setup of FF1
 - External Hold = Arrival Required



SmartTime External Setup Check





■ External Setup Check


- Arrival time = max Input Pad to FF1
- Required time = min Clock to FF1 Setup of FF1
- External Setup = Arrival Required



External Setup Check w/ Input Delay Constraint



■ Enter Constraint as Input Delay






September, 2006

External Setup Check w/ Input Delay Constraint






- External Setup Check Calculation
 - Arrival time = Launch edge (0) + max input delay + max Data path
 - Required time = Capture edge (T) + min Clock to FF1 Setup of FF1
 - Slack = Required Arrival = Violation if < 0



External Setup Check w/ External Setup Constraint




■ Enter Constraint as External Setup/Hold





External Setup Check w/ External Setup Constraint






- External Setup Check Calculation
 - Arrival time = Launch edge (0) + max input delay + max Data path
 - Required time = Capture edge (T) + min Clock to FF1 Setup of FF1
 - Slack = Required Arrival = Violation if < 0




SmartTime External Hold Check



- External Hold Defines the Timing Requirements at the Input Pins
- External Hold Check is Displayed in the Minimum Delay Analysis View for Each Clock Domain






- External Hold Check Calculation
 - Arrival time = min Input Pad to FF1
 - Required time = max Clock to FF1 Hold of FF1
 - External Hold = Arrival Required



SmartTime External Hold Check






- External Hold Check Minimum Delay Analysis View
 - Arrival time = min Input Pad to FF1
 - Required time = max Clock to FF1 + Hold of FF1
 - Slack = Arrival Required = Violation if < 0



SmartTime Clock to Output Check



■ Clock to Output is Displayed in the Maximum Delay Analysis View for Each Clock Domain




- Clock to Output Calculation
 - Arrival time = Launch edge (0) + max Data path
 - Required time = Capture edge (T)
 - Slack = Required Arrival = Violation if < 0



Clock to Output Check w/ Output Delay Constraint




■ Enter Constraint as Output Delay





Clock to Output Check w/ Output Delay Constraint





■ Setup Check


- Arrival time = Launch edge (0) + max Data path
- Required time = Capture edge (T) Output Delay
- Slack = Required Arrival = Violation if < 0



Clock to Output Check w/ Clock to Output Constraint




■ Enter Constraint as Clock-to-Out





Clock to Output Check w/ Output Delay Constraint





■ Setup Check

- Arrival time = Launch edge (0) + max Data path
- Required time = Capture edge (T) Output Delay
- Slack = Required Arrival = Violation if < 0



SmartTime Enhanced Min Delay




- Provides more accurate min delay evaluation
 - Precise hold-time analysis
 - Silicon characterization-based approach
 - Based on the spread of the characterization curve
 - Endorsed on all paths in a clock domain when the clock is using a global network
 - Viewed in the SmartTime "Minimum Delay View"



The Min-Delay Problem: Gate delays Case Study






- SETUP Check requires the longest data path:
 - d_{WM}, d_{TM}, or d_{BM} of Gate-A depending on the case under analysis
- HOLD Check requires the shortest data path:
 - d_{Wm} , d_{Tm} , or d_{Bm} of Gate-A depending on the case under analysis



The Min-Delay Problem: An Example






- Theoretically
 - Setup check uses longest data path delay = $Max (\sum (Max(Gate_i))) = 23$
 - Hold check uses shortest data path delay = Min (∑ (Min(Gate_i))) = 11
- So far, we had no Min(Gate) delay, so we use Max(Gate) delay
 - Shortest data path delay = Min (∑(Max(Gate;))) = 18
- Therefore, we were overestimating the minimum data path delay



Enhanced Min-Delay (EMD) Application





Enhanced Min-Delay (EMD) Support & Limitations



■ Supported Products

- Release 6.3: APA, AX, RTAX-S
- Future: A3P/E and all future products
- New versus Existing Designs
 - EMD only activated for designs started in 6.3 and beyond
- Resources
 - EMD is endorsed on all paths in a clock domain when the clock is using a global network
- Other Limitations
 - No SDF(min) export
 - No TDPR support in addressing min-delay violations



Timing Analysis with SmartTime




- Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools



SmartTime Cross-Clock Domains






- SmartTime Performs Setup Check Across Clock Domains
 - SmartTime Looks at the Relationship Between the Active Clock Edges Over a Full Repeating Cycle, Equal to the Least Common Multiple of the Two Clock Periods
 - For Each Capture Edge at the Destination Flip-flop, SmartTime Assumes That the Corresponding Launch Edge Is the Nearest Source Clock Edge Occurring Before the Capture Edge

SmartTime Activating Cross-Clock Domain Analysis




- Activate Cross-clock Domain Analysis for a Particular Clock Domain
 - SmartTime Automatically Detects All Other Clock Domains With Paths Ending at Selected Clock Domain





SmartTime Cross-Clock Domains in SmartTime







Timing Analysis with SmartTime




- Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools



SmartTime Adding Path Sets



- Users Can Create and Manage Custom Path Sets for Timing Analysis
 - Custom Path Sets Appear Under User Sets in Domain Browser



Right click in domain browser area




SmartTime Adding Path Sets (cont.)



■ Enter Path Set Name and Select Source and Sink Pins

Enter path set name



Filtering for source and sink pins



SmartTime Adding Path Sets (cont.)



■ Maximum Delay Analysis View With Added Path Set




Custom Path Set



SmartTime Filtering Management



- Filters Can Be Used to Limit Path Set Content
 - Filters Are Displayed Below Set Under Which It Was Created
 - Filters Can Be Nested






SmartTime Filtering Management (cont.)



Stored Filter





Timing Analysis with SmartTime




- Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools



SmartTime Customizing Analysis View



- Timing Information in Path List Is Customizable
 - Add or Remove Columns for Each Type of Path Set



Timing Analysis with SmartTime




- **■** Design Summary
- Setup and Hold Checks
- Cross Clock Domain Analysis
- Adding User Sets and Filtering
- Customizing the Analysis View
- Cross-Probing with MVN Tools



SmartTime Cross-Probing with MultiView Navigator



Cross-probe between SmartTime and MVN Tools



Timing Reports Actel

SmartTime Timing Reports




- SmartTime Can Generate Two Types of Reports:
 - Timing Report
 - Timing Violation Report
- Timing Report Contains Timing Information of the Design in a Text Format
 - Information Can Be Customized
- Timing Violation Report Contains a Flat List of Paths With Timing Violations (No Breakdown by Clock Domain).



SmartTime Timing Report Options



■ Include Summary in Timing Report






SmartTime Timing Report Options



- Paths & Sets Options
 - Include User Defined Sets in Timing Report






SmartTime Timing Report Options



- **■** Clock Domains
 - Specify Clock Domains to be Included in the Timing Report





SmartTime Timing Report Structure



- Header
 - Design Information, Operating Conditions...
- Summary
 - Data-sheet (Freq, ext setup/hold, min/max clock-to-out...)
- Clock Domain Details
 - Path Sets (reg2reg, in2reg, reg2out, Custom…)
 - Path Details
 - Expanded Paths
- Inter-clock Domain Details
- Pin-to-pin Path
 - Path Sets (in2out, Custom…)



SmartTime Summary Section in Timing Report



■ Clock Domain: p_spi_clk

Period (ns):	9.334
• Frequency (MHz):	107.135
External Setup(ns):	2.103
• External Hold(ns):	2.599
 Min Clock-To-Out (ns) 	5.302
 Max Clock-To-Out (ns) 	

■ Clock Domain: q_spi_clk

• Period (ns):	9.334
• Frequency (MHz):	107.135
• External Setup(ns):	2.103
• External Hold(ns):	2.599
• Min Clock-To-Out (ns):	5.302
• Max Clock-To-Out (ns):	8.261

■ In-to-Out:

•	Min Delay (ns):	4.569
•	Max Delay (ns):	8.246



SmartTime Clock Details in Timing Report 1/2



Clock Domain: p_spi_clk

Path-Set Register-to-Register

```
Path 1
```

From: B_mbuf/r_adr[0]:CLK
To: B_mbuf/clear[1]:D

Delay: 8.090
Slack: -5.218
Arrival: 16.331
Departure: 11.113
Minimum period: 0.2359
Skew: 45.023

Path 2

Path 3

Expanded path 1

Path-Set In-to-Register

.



SmartTime Clock Details in Timing Report 2/2



Clock Domain: p_spi_clk

Path-Set Register-to-Register

Path 1

Path 2

Expanded path 1

Total(ns)	Op Delay(ns)	Pin <u>N</u> ame (edge)
0.000		Type/name
0.000	+ 1.912	p_spi_clk Clock network
1.912	T 1.312	B_mbuf/r_adr[0]:CLK (r)
	+ 0.257	Cell: ADLIB:AO21TTF
2.169		B_mbuf/clear_d_1[1]:Y (f)
0.450	+ 0.289	Net: B_mbuf/clear_d_1[1]_net_1
2.458		B_mbuf/clear[1]:D (f)
2.458		data arrival time
7.879	.879 .766	p_spi_clk Clock network B_mbuf/clear[1]:CLK (r) Library setup ADLIB:DFFC B_mbuf/clear[1]:D
7.113		data required time
7.113		data required time
2.458		data arrival time
4.655		slack

Path-Set In-to-Register


....



SmartTime Timing Violations Report Options



- General Options
 - Specify Maximum or Minimum Delay Analysis
 - Enter Slack Threshold






SmartTime Timing Violations Report Options



- Path Options
 - Limit Number of Reported Paths





SmartTime Violation Report Structure



- Header
 - Design Information, Operating Conditions...
- Paths
 - List of Paths With Timing Violations



SmartTime *Violation Report*



```
COUNT16 - Timing_violations Report
Eile Actions Help
Timing Violation Report Max Delay Analysis
Timer Version 2.0
Actel Corporation - Actel Designer Software Release 6.2 (Version 6.2.0.23)
Copyright (c) 1989-2005
Date: Tue May 31 15:06:43 2005
Design: COUNT16
Family: ProASIC3
Die: A3P060
Package: 100 VOFP
Temperature: COM
Voltage: COM
Speed Grade: -2
Design State: Post-Layout
Min Operating Condition: BEST
Max Operating Condition: WORST
Path 1
  From:
                               Q[8]:CLK
  To:
                               Q(8)
                               5.048
  Delay (ns):
  Slack (ns):
                               -2.382
  Arrival (ns):
                               6.846
  Required (ns):
                               4.464
Path 2
  From:
                               Q[11]:CLK
  To:
                               Q(11)
                               4.774
  Delay (ns):
  Slack (ns):
                               -2.109
   Arrival (ns):
                               6.573
  Required (ns):
                               4.464
```



SmartTime 7.2 New Features



- Clock Source Latency
- Asynchronous Signals
- Datasheet Report
- Ease-of-Use
 - Analyzing the clock network
 - Path Set improvements
 - Automatic creation of Generated clocks



Clock Source Latency: Analysis




Pin Name	Туре	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge	
From: irci:CLK									
To: iry1:D									
data required time						6.566			
data arrival time				-		8.285			
slack						-1.719			
Data arrival time calcula	tion		_						
clk					0.000				Late
	Clock source laten	су		+	0.500	0.500		r	
irci:CLK	Clock network			+	5.5/3	6.073		r	Launc
irci:Q	cell		ADLIB:DFEG	+	0.673	6.746	1	r	
iadd2/add0_FCINST1:A	net	rci		+	0.151	6.897		r	
iadd2/add0_FCINST1:FCO	cell		ADLIB:FCINIT_BUFF	+	0.543	7.440	1	r	
iadd2/add0:FCl	net	iadd2/add0_FCNET1		+	0.000	7.440		r	
iadd2/add0:FCO	cell		ADLIB:ADD1	+	0.075	7.515	1	r	
iadd2/add1:FCl	net	iadd2/c0		+	0.000	7.515		r	
iadd2/add1:S	cell		ADLIB:ADD1	+	0.610	8.125	1	r	
iry1:D	net	sy[1]		+	0.160	8.285		r	
data arrival time						8.285			
							•		
Data required time calcu	lation								
clk	Clock Constraint				4 000	4 000			Farly
	Clock source laten	су		+	-0.250	3.750		r	Early Captur
iry1:CLK	Clock network			+	3.050	6.800		r	Cantur
iry1:D	Library setup time		ADLIB:DFEG	-	0.234	6.566			Japtai
data required time						6.566			





Definition

 An asynchronous signal should not be de-activated around the active clock edge




- Recovery needs to be checked in Max delay analysis
- Removal needs to be checked in Min delay analysis







■ Activation: SmartTime Options dialog




- By default:
 - No check is done on asynchronous signals
 - Signals don't propagate through asynchronous pin of registers








■ Example: Active low reset with synchronous deactivation







■ Recovery/Removal Check




■ Minimum period is limited by the propagation between the reset register and the other registers.






■ External Recovery/Removal








■ External Setup/Hold













Datasheet Report



■ Content

- Pin Description
 - Pin location on the package
 - Port name
 - Type (input, output, inout, clock)
 - I/O Technology used
- DC Timing Characteristics
 - Electrical parameters of each I/O technology (slew, output load, voltages,)
- AC Timing Characteristics
 - External Timing Requirements
- New analysis view in the SmartTime Analyzer
- New report
 - Text format or CSV (Comma Separated Value)



Datasheet: AC Timing Characteristics



- Maximum clock frequency for all external clocks
- External Setup/Recovery/Hold/Removal for each input ports with respect to external clocks
- Clock-to-out for output ports
- Input-to-Output for combinational paths







Pin Description

Name	Location	Type	Techno
a[0] b[0] reset ci clk y[0] co en	J14 H15 K1 B8 R7 C9 B7 L2	Input Input Input Input Input Clock Output Input	LVCMOS15 LVCMOS25 SSTL2I LVTTL (1) GTLP25 LVTTL (2) LVTTL (3) PCI

DC Electrical Characteristics

Name	Vcci (V)	Resistor Pull 	Input Delay 	Hot Swappable 	Vccr (V) 	Output Drive (mA)	Slew 	Output Load
GTLP25 LVCMOS15 LVCMOS25 LVTTL (1) LVTTL (2) LVTTL (3) PCI SSTL2I	2.5 1.5 2.5 3.3 3.3 3.3 2.5	Up None None None None	no no no no no no no no	yes yes yes yes yes yes no	1 1.25	 24 12	 Low High	 35 40







AC Electrical Charact	teristics					
Description		 		Min	Max	Unit
Clock frequency	clk			, 	189.143	MHz
Clock period	clk			5.287		ns
Setup time	a[0]	before	clk (rise)	-0.946		ns
Setup time	b[0]	before	clk (rise)	-2.642		ns
Setup time	ci	before	clk (rise)	-3.100		ns
Setup time	reset	before	clk (rise)	-0.096		ns
Hold time	a[0]	after	clk (rise)	-1.278		ns
Hold time	b[0]	after	clk (rise)	-2.062		ns
Hold time	ci	after	clk (rise)	-2.241		ns
Hold time	reset	after	clk (rise)	-0.429		ns
Recovery time	reset	before	clk (rise)	-0.266		ns
Removal time	reset	after	clk (rise)	-0.429		ns
Propagation delay	clk (rise)	to	co	3.545	7.420	ns
Propagation delay	clk (rise)	to	y[0]	6.720	14.309	ns
+	+	+	+	+	+	++



Clock Network Details



Pin Name	Туре	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout	Edge
From: irci:CLK								
To: iry1:D								
data required time						6.816		
data arrival time				-		7 705		
slack					(_	0.969		
						U. <i>J</i> U <i>J</i>		

Data arrival time calculation

clk					9	0		
irci:CLK	Clock network			+	5.573	5.573		r
irci:Q	cell		ADLIB:DFEG	+	0.673	6.246	1	r
iadd2/add0_FCINST1:A	net	rci			0.151	6.397		r
iadd2/add0_FCINST1:FCO	cell		ADLIB:FCINIT_BUFF	+	0.543	6.94	1	r
iadd2/add0:FCl	net	iadd2/add0_FCNET1		+	0	6.94		r
iadd2/add0:FCO	cell		ADLIB:ADD1	+	0.075	7.015	1	r
iadd2/add1:FCl	net	iadd2/c0		+	0	7.015		r
iadd2/add1:S	cell		ADLIB:ADD1	+	0.61	7.625	1	r
iry1:D	net	sy[1]		+	0.16	7.785	·	r
data arrival time						7.785		

Data required time calculation

clk	Clock Constraint			4	4	
iry1:CLK	Clock network		+	3.05	7.05	r
iry1:D	Library setup time	ADLIB:DFEG	1	0.234	6.816	
data required time					6.816	


Skew =
$$5.573 - 3.05 = 2.523$$
 ns







■ Menu: Tools > Options





Clock Network Details




Pin Name	Туре	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	Fanout Edge	
From: irci:CLK								
To: iry1:D	_	1						
data required time						6.816		
data arrival time				-		7.785		
slack						-0.969		
Data arrival time calculation								
clk					0			
clkin/LIO/LIO-DAD	not	clk			0	0		
clkin/U0/U0:Y	cell		ADLIB:IOPAD_IN	+	1.652	1.652	1 r	
clkin/U0/U1:A	net	clkin/U0/NET1		+	0	1.652	r	
clkin/U0/U1:Y	cell		ADLIB:RCLKMUX	+	0.116	1.768		Carres
ien:B	net	sclk		+	1.28	3.048	r	Source
ien:Y	cell		ADLIB:AND2	+	0.725	3.773	1 r	011
ickint/U1:A	net	enclk		+	0.286	4.059		Clock
ickint/U1:Y	cell		ADLIB:CLKINT_W	+	0.116	4.175		
ickint/U0:A	net	ickint/NET0		+	0	4.175		Network
ickint/U0:Y	cell		ADLIB:RCLKMUX	+	0.116	4.291	5 r	
irci:CLK	net	gclk		+	1.282	5.573	r	
irci.Q	UC II		ADLID.DFEG	—	0.073		1	
iadd2/add0_FCINST1:A	net	rci		+	0.151	6.397	r	
iadd2/add0_FCINST1:FCO	cell		ADLIB:FCINIT_BUFF	+	0.543	6.94	1 r	
iadd2/add0:FCI	net	iadd2/add0_FCNET1		+	0	6.94	r	
iadd2/add0:FCO	cell		ADLIB:ADD1	+	0.075	7.015	1 r	
iadd2/add1:FCI	net	iadd2/c0		+	0	7.015		
iadd2/add1:S	cell		ADLIB:ADD1	+	0.61	7.625		
iry1:D	net	sy[1]		+	0.16	7.785	r	
data arrival time						7.785		
Data required time calculation		7				-		
clk	Clock Constraint				4	4		Sink Clock
CIKIN/UU/UU:PAD	net	CIK		+	U		Г	
clkin/U0/U0:Y	cell		ADLIB:IOPAD_IN	+	1.652	5.652	1 r	Network
clkin/U0/U1:A	net	clkin/U0/NET1		+	0	5.652		1 to tho it
clkin/U0/U1:Y	cell		ADLIB:RCLKMUX	+	0.116	5.768		
iry1:CLK	net	sclk		+	1.282	7.05	r	ONE CHIP is all you need
ıry1:D	Library setup time		ADLIB:DFEG	ŀ	0.234	6.816		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
data required time				Ш		6.816		'

Clock Network Details




■ Schematic





Path Set Management






- Specify an exception for an entire set
- Modify existing sets
- Create/Edit/Delete sets using Tcl






Actel

■ Constraints Entered in SmartTime GUI Can Be Exported from Designer









469





- SDC Timing Constraints Can Be Imported into Designer as Source File or Auxiliary File
 - Source Files are Audited







Constraint Recommendations



- Set Realistic Constraints
- Set Sufficient Constraints
- Don't Over constrain
 - Improperly-Constrained Design Can Lead to Long Run Times, Multiple Iterations and/or Sub-optimal Results
 - max_delay Is Not Equivalent to Clock Constraint or Clock
 Period



Layout




- Assign Physical Locations to Unassigned I/Os
- Place Logic Modules
- Assign Routing Tracks to Nets
- Calculate Detailed Delays for All Paths



Layout Options ProASIC3\E





- Layout Mode
 - Timing-Driven: Constraints Defined in SmartTime
 - De-selecting Causes Standard Layout to be Used
- Place and Route Tools
 - Can Be Turned On or Off
- Incremental Placement and Routing
- Multi Pass Layout Option
- Advanced Layout Options
 - High Effort Placer
- Known Limitations
 - Router Cannot Run in Incremental Mode if there Has Been Change in Global Assignments
 - Users Must Manually Uncheck Incremental Routing Option and Rerun Layout

Designer High Effort Placer ProASIC3\E



- "High Effort" timing-driven placer mode
 - Performs greater optimization of the placement at the expense of extra runtime
 - The objective is to further increase performance
- Placer is guided by <u>highly detailed feedback</u> from continuous timing evaluations
 - Based on new high speed timing analysis that operates using incremental changes in the placement algorithms
- Improvement over Designer 6.2
 - Additional 3% average QOR increase (total 10% QOR increase)
 - Reduced Runtime penalty (average is 2x vs. 3x 4x)
- Initiated via Advanced Layout Options and Tcl



ProASIC3\E Local Clock Assignment




- Finds and creates legal clock assignments for clock nets not already assigned by the user
- Runs automatically as part of layout
- Performs Auto-assignment of nets given certain criteria
 - Runs when > 6 globals (or > 2 PLLs are detected)
 - Globals come from user netlist or PDC constraints
 - ► CCC macro instantiation
 - Global promotion through PDC constraints
 - ◆ If > 6 global nets, LCA will assign the global nets to
 - ► Chip wide globals or
 - Quadrant regions
 - The choice of chip wide globals or a quadrant region will depend on
 - ► Fanout of the nets
 - Resources and user constraints
 - Shared loads



Layout Options ProASICPLUS






- Layout Mode
 - Timing-Driven: Constraints Defined in SmartTime
 - De-selecting Causes Standard Layout to be Used
- Place and Route Tools
- Can Be Turned On or Off
- Incremental Placement and Routing
 - Lock Existing Placement: Treats All Unchanged Macros as Fixed Placements
- Multiple Passes
 - P&R Runs Multiple Times
 - Specify:
 - Number of Iterations
 - ► What to Optimize (Specific Clock, Timing Violations, etc.)
 - Which Results to Save (Best or All) ONE CHIP is all you need

Layout Options Axcelerator





■ Layout Mode

- Timing-Driven: Constraints Defined in SmartTime
 - De-selecting Causes Standard Layout to Be Used

■ Place and Route Tools

Can Be Turned On or Off

■ Incremental Placement and Routing

 Lock Existing Placement: Treats All Unchanged Macros as Fixed Placements

■ Placement Effort Level

- Provides Degree of Control over Timing-Driven Placement Engine
- Range is from "Low" to "High"


■ Multiple Passes


P&R Runs Multiple Times



Layout Modes SX Architecture







■ Layout Mode

- **Timing-Driven: Constraints Defined in** SmartTime (SX-A) or Timer (SX)
 - **De-selecting Timing-Driven Layout Selects** Standard Lavout

■ Incremental Placement

- **Lock Existing Placement: Treats All Unchanged Macros as Fixed Placements**
 - **De-selecting Allows Placer to Relocate Unchanged Macros if Necessary**

■ Multiple Passes

- P&R Runs Multiple Times
- Advanced Options Allow Additional **Control of Timing-driven Placement Engine**
 - SX, SXA and eX Families



Advanced Layout Options SX Architecture



■ Extended Run

- Directs Layout to Use Larger Number of Iterations during Optimization to Improve Layout Quality
 - Causes Layout to Run up to 5 Times Longer

■ Effort Level

- Specifies Duration of Timing-driven Phase of Optimization during Layout as Percentage of Default Duration
 - Default Value is 100
 - Selectable Range from 25 to 500
- Reducing Effort Level also Reduces Run Time of Timing-driven Place and Route (TDPR).
 - With Effort Level of 25, TDPR Is Almost Four Times Faster than Default of 100
 - ► However, with Fewer Iterations Performance May Suffer
 - Routability May or May Not Be Affected



Advanced Layout Options (cont.) SX Architecture




- Timing Weight
 - Setting this Option Changes Weight of Timing Objective Function
 - Recommended Range: 10 150 (Default is 100)
 - Bias TDPR in Favor of either Routability or Performance
 - Weight Is Specified as Percentage of Default Weight
 - Value of 100 Has No Effect
 - Value Less than 100 More Emphasis on Routability and Less on Performance
 - ► Appropriate for Design that Fails to Route with TDPR
 - Value Higher than 100 More Emphasis on Performance
 - ▶ BUT ... Very High Value of Timing Weight Might Degrade Performance!




Which Layout Mode to Use?



















Extract Timing delays for post-layout simulation








SmartPower



- SmartPower Supports Fusion, ProASIC3/E, ProASICPLUS, ProASIC and Axcelerator
 - SmartPower Icon Not Visible for other Families
- SmartPower Report Contains Clock Domains, Set of Pins, and Annotated Pins
- Detailed Information Available in Designer Documentation
 - SmartPower.pdf



SmartPower GUI



■ 5 Display Tabs

Summary

- Total Static and Dynamic Power of Design
- Average Switching Activity of Clock Pins and Data Pins of Selected Clock Domain
- Impact of Power Consumption on Junction Temperature for Given Cooling Scenario

Domains

 Shows List of Existing Clock Domains with their Corresponding Frequencies

Analysis


 Provides Detailed Hierarchical Reports of Dynamic Power Consumption

Activity

 Allows Entry of Switching Activity Information for Clock and Data Inputs in Design

Enable Rates

 Specify Enable Rates for each Tri-state and Bi-Directional I/O





SmartPower Summary Tab




- Displays:
 - Static and Dynamic Power
 - Junction Temperature

Design Level Power Summary

Ambient Temp

Cooling Type

Calculated Junction Temp





SmartPower Domains Tab




■ Shows Clock Domains with their Corresponding Frequencies_

Domain
management
window
– add domains
or select an
existing domain

Filter Boxes

Introduction to Libero v7.2.2



Delete selected domain

Create New Domain

Pin management window - add pin to the current domain



SmartPower Notes




- Design must be in post-layout state to launch SmartPower
 - Designer will run layout if SmartPower is launched in prelayout state
- When SmartPower is launched the first time, all clock domains are assigned a frequency of 10 MHz and all data frequencies are set to 1 MHz.
- Specify true clock and data rates to accurately estimate power consumption.



SmartPower Analysis Tab



■ Provides Detailed Hierarchical Reports of Dynamic Power Consumption




Report Window






■ Allows Entry of Switching Activity Information on Interconnects of Design








- Specify the Output Enable Rate of each tri-state and bidirectional I/O
 - The enable rate is the percent of time that the I/O is driving





SmartPower Importing a VCD File






Switching information for the design can be entered by importing a VCD or SAIF file

Import as an Auxiliary file





- Max List Size Allows Limiting Instances or Pins Listed
- Units, Operating Conditions, and List Sort Controls Are Self-explanatory
- Block Expansion Control Allows Reported Values to Be Filtered by Minimum Power, Minimum Power Ratio, or Maximum Hierarchical Depth










- Text Format
- Select Hierarchical, Flat or Breakdown as Report Style
- Select Static and/or Dynamic Power for Reporting
- Options Menu Invokes Preferences Menu





SmartPower 7.2 New Features



■ Power Breakdown


- Breakdown by type in Summary (I/Os, gates, nets, clocks, memories...)
- Breakdown by power rail in Summary (VCCA, VCCI 3.3, VCCI 2.5....)
- Breakdown by type also available for any level of Hierarchy in the Analysis Tab
- Advanced Dynamic I/O power analysis
 - The Power of all I/Os is reported in Summary/Breakdown
 - To make it easier, we display I/O attributes (Load, Standard, Drive Strength...)
 - You can set output enable rates for each bidirectional and tri-state (new Enable-rates Tab)
- Additional Ease-of-Use Features




SmartPower 7.2



■ Power Breakdown








Post-Layout Simulation







Post-Layout Simulation



- Steps
 - Route design
 - Export .sdf file (Back-annotate)
 - Run Post-layout Simulation
- SDF File Contains Delays for Min, Typ and Max


```
(DELAYFILE
(SDFVERSION "2.1")
(DESIGN "counter")
 (VOLTAGE 2.70:2.50:2.30)
(PROCESS "WORST")
(TEMPERATURE 0:25:70)
(TIMESCALE 100ps)
(CELL
(CELLTYPE "OUTBUF")
(INSTANCE COUNT pad 12)
(DELAY
 (ABSOLUTE
    (PORT D (1.65:2.55:3.52) (2.21:3.40:4.62))
    (IOPATH D PAD (19.19:28.90:39.88) (17.49:26.35:38.85))
                                            falling
                       rising
                    min:typ:max
                                         min:typ:max
```







■ Click on "Simulation" in Design Flow Window or...











- Structural Netlist and .sdf File Used for Simulation
 - Simulator runs for 1 uS as Default
 - Max Operating Conditions Default








Post-Layout Simulation Selecting Operating Conditions




- Post-layout Operating
 Conditions Can Be Specified
 within Libero
 - Tools > Options from Libero Main Window
 - Select Simulation Tab in Options Window
 - Choose Min/Typ/Max





Programming & Debugging









Generating Programming File Antifuse





Generating Programming File Flash





Sculptor II Overview



- PC-based Parallel-port, Single Device Programmer
- Designed to Allow Concurrent Programming of Multiple Units from Same PC
- Replaces Silicon Sculptor I as Actel's Programmer of Choice
- Silicon Sculptor II Benefits:
 - Programs All Actel Packages
 - Antifuse and Flash Programming Support
 - Universal Actel Socket Adapters
 - Works with Silicon Sculptor I Adapter Modules
 - Uses Same Software as Silicon Sculptor I
 - Provides Extensive Self-test Capability



Sculptor II Software




- Available from Actel Website
 - http://www.actel.com/custsup/updates/silisculpt/
- Requirements (Windows Version)
 - Microsoft Windows 95/98, Win NT or Win 2000
- Requirements (DOS Version)
 - 286 with 4MB RAM, Approx. 6MB Hard Drive Space
 - DOS-driven Program Memory Managers Not Required
 - DOS Shell from Windows 95/98 OK
 - Does Not Work with Windows NT










Silicon Sculptor II DOS Interface





Flash Programming



- Flash FPGA Devices Can Be Programmed Multiple Ways
 - Off-board Programming with Silicon Sculptor II
 - In-System Programming (ISP) using JTAG Interface with:
 - Silicon Sculptor II (ProASIC, ProASICPLUS, ProASIC3\E, Fusion)
 - ◆ Flash Pro (ProASIC or ProASICPLUS)
 - ◆ Flash Pro Lite (ProASICPLUS)
 - ◆ Flash Pro 3 (ProASIC3\E, Fusion)
 - Programming via Microprocessor Interface
 - ◆ (ProASICPLUS, ProASIC3\E, Fusion)



FlashPro Programmer *ProASIC, ProASICPLUS*



- Small Form Factor 24 in³
- Low Cost
- Hardware Features
 - ◆ Small 26-pin Header
 - ► Samtec FTSH-113-01-L-D-K
 - 20" Ribbon Cable
 - ECP Parallel Port
- Software Features
 - Win 95/98/NT/00 O/S
 - STAPL Support
 - Daisy Chain Capability
 - Log File Generation
 - Self-test Option



2.5/3.3V	1	2	VDDP
2.5V/3.3V	3	4	VDDP
2.5V/3.3V	5	6	VPP
GND	7	8	VPN
GND	9	10	GND
GND	11	12	TCK
NC	13	14	TDI
NC	15	16	TDO
GND	17	18	TMS
GND	19	20	RCK
TRSTB	21	22	TRSTB
2.5V	23	24	VDDL/VDD
2.5V	25	26	VDDLVDD
	L		



FlashPro Lite Programmer ProASICPLUS



- **■** Low Cost
- Ultra-small Form Factor
- Hardware Features
 - Draws Power from Target Board
 - Connects to Parallel Port
 - Supports In-system Programming
 - Samtec 26-pin Header

■ Software Features

- Supports Windows 98, NT, 2000, and XP Operating Systems
- STAPL Support
- Free Software Updates




FlashPro 3 ProASIC3\E and Fusion



- USB 2.0 High-speed Interface
 - 10-pin JTAG ISP
 - Altera-compatible Interface
- Programs ProASIC3 Devices in Less than 2 Minute
- Powered by USB Connection
 - Parallel Programming Requires Powered USB Hub
- Variable TCK (up to 24 MHz)
 - Recommend <= 20MHz for PA3/E
- Optional Transition Board provides Adapter Cables for 26- and 10pin SAMTEC












Programmer	Device Support	Availability
	All antifuse FPGAs	
	ProASIC and ProASICPLUS	
Silicon Scupltor II	ProASIC3\E	Available
FlashPro	ProASIC and ProASICPLUS	Available
FlashPro Lite	ProASIC ^{PLUS}	Available
FlashPro 3	ProASIC3\E and Fusion	Available









Programming with FlashPro 4.2




- Launch FlashPro
- **■** Load STAPL File
- Select Action
- **■** Execute Action



FlashPro 4.2 Create / Open Project



■ Select New or Open in FlashPro 4.2 GUI to Create a Project or Open and Existing Project






FlashPro 4.2 Load STAPL File



- Select Configure STAPL File to Load Programming File
 - Single STAPL File Configuration Window is Displayed


Browse to STAPL file



FlashPro 4.2 Select Action



■ Select Action to Perform from Pull-down Menu in Single STAPL Configuration Window






STAPL file

details

FlashPro 4.2 Execute Action



- Click Button in Flow Window to Execute Action
 - Button Matches Selected Action






FlashPro 4.2 Programmer Status



■ Programmer Status is Displayed in Programming List Window




is all you need

Programming List Window

FlashPro 4.2 Programming Complete



■ Successful Programming is Indicated in the Programmer Status Column






FlashPro 4.2 Connecting Multiple Programmers



■ FlashPro 4.2 Supports Connecting Multiple Programmers
To One Computer




Select or un-select all programmers




Invoking Programming Software from Libero



■ Click on "Programming" in Design Flow Window or...








ChainBuilder Overview



ChainBuilder Allows ProASIC3\E and ProASICPLUS FPGAs to be Programmed in JTAG Chains Containing non-Actel Devices

Programmer



Control lines



ChainBuilder Features



Main Features

- GUI Assignment of STAPL Files to Individual Fusion, ProASIC3\E and ProASICPLUS Devices
- Builds Single STAPL File to Program Multiple Devices in Chain
- Project File for Portability

Non-Actel Device Support

- BSDL Support to Define non-Actel Devices
- IR (Instruction Register) Length Entry to Define non-Actel Devices


Serial Programming

- Devices Programmed One at a Time
- Two Devices = Twice the Programming Time



ChainBuilder Main Window





ChainBuilder Adding a Device







■ Actel Device

- Lists Actel Devices Available
- User Can Specify Custom Name
- User Can Select STAPL File


■ Non-Actel Device

- User Can Select BSDL File
 - Provides Max TCK Frequency and IR Length for Device
- Users Can Enter Data Directly if They Do Not Have Access to BSDL File
- User Can Enter Custom Name for Device



ChainBuilder Adding a Device (cont.)






ChainBuilder Bypass Feature



- If Device is Checked in Bypass Column, Device Is Bypassed in Chain
 - No Functions (such as Programming) Are Performed on it

Bypass checkbox






ChainBuilder Generate STAPL File



■ Click Generate STAPL File Button to Generate STAPL File for JTAG Chain














Silicon Explorer



- Debug Designs in Real Time!
 - Select Internal FPGA Nodes on the Fly for Viewing while Device Runs at FULL Speed!
 - Reduce Debug Time and Decrease your Time to Market!














■ If Possible, Avoid Using Probe Pins for Regular User I/O

Reserve Probe pins during compilation -

- Make Probe Pins Accessible
 - Jumper Leads, Dedicated Connector






Preparing for Debug (cont.)



- Silicon Explorer Used for Debugging
 - Can Probe any Two INTERNAL Nodes in Real Time
 - Four Internal Nodes for Axcelerator
- Also Functions as 18-channel Logic Analyzer
- Needs Only .prb File to Allow Debugging.
- Security Fuse Should NOT Be Programmed on Device










- Dynamic Internal Node Access
 - No Changes to Timing Relationships
 - No Changes to Fan-out or Node Loading
- Patented Architectural Feature
 - Antifuse Devices Only
 - Unique to Actel
- No Silicon Overhead
 - Uses Zero Logic Resources
 - Always there if Needed






Introduction to Libero v7.2.2

Silicon Explorer Setup SX/SX-A/eX








Silicon Explorer II



- Action Probe Control
- Serial Port Connection
 - No Plug-in Cards
- High-speed Signal Acquisition
- Sampling Rate
 - 100MHz Asynchronous
 - 66 MHz Synchronous
- Analyze PC-hosted Software
- Optional External Power Supply (Recommended for SX-A)
- Multilevel Triggering










Full-featured 18 channel Logic Analyzer

- Flexible Signal Assignment
- Signal Grouping, Bussing
 - Decimal, Hex, Binary,
 Analog Radix Selection for Bussed Signals
- Edge and Level Trigger
 Selection
- 64K Samples per Channel
- Easy-to-learn, Easy-to-use Interface






Designer Cross-Probing



Designer Allows you to Verify and Optimize your Design

■ Silicon Explorer II Helps you Perform In-system Debugging

Cross-Probing Links All Design Views










■ Click on "Silicon Explorer" in Design Flow Window





Summary




■ Libero FPGA Design Suite Includes:

- Design Entry
 - ◆ ViewDraw, HDL Editor, SmartGen
- Synthesis
 - Synplicity
- Physical Synthesis
 - Magma PALACE
- Verification
 - ◆ ModelSim, WaveFormer Lite
- Designer (P&R, Timing Analysis and Constraints)

■ Actel Continues to Improve Libero IDE

- Increased Quality of Results
- Ease of Use
- Additional Features





SDC Constraints Actel

SmartTime Supported SDC Constraints




- Synopsys Design Constraint (SDC) is the Accepted File Format for Timing Constraints
- SmartTime Supports the Following SDC Constraints:
 - ocreate_clock
 - set_input_delay
 - set_output_delay
 - set_false_path -from -through -to
 - set_ multicycle_path -from -through -to



Timing Constraints Board-Level View



■ Constraining FPGA Designs with SDC



ONE CHIP is all you need


Source: Mentor Graphics Corporation ©, 2002

Clock Constraints in SDC create_clock



- Specifies Clock Domain Frequency
- Features
 - Propagation Delays Are Computed to Each Flip-flop
 - Clock Skew Is Computed for Each Connected Pair of Flip-flops
 - Setup and Hold Checks Are Performed for Constrained Clock Domains
- Syntax:
 - create_clock -period period_value [-waveform edge_list]
 source


create_clock -period 2.0 [get_ports {CK}]




Input Delays in SDC set_input_delay



■ Specifies Arrival Time at an Input Port Relative to a Clock Edge






SDC: set_input_delay 2.00 -clock {CK} {IN1}




Output Delays in SDC set_output_delay



■ Specifies the Amount of Time Before a Clock Edge for Which the Signal is Required.





SDC: set_output_delay -max 3.00 -clock {CK} {OUT1}




False Paths in SDC set_false_path



- Identifies Paths that are Considered False and Excluded from the Timing Analysis.
- Syntax

```
set_false_path [-from from_list] [-through through_list]
  [-to to_list]
```




SDC: set_false_path -through i1 i2 i3 i4 i5 i6 i7



Multicycle Paths in SDC set multicycle path



- Specifies Paths Where Allowable Data Path Delay Is More Than One Clock Cycle
- Syntax:



set_multicycle_path 2 -from [get_pins {FF1*}] -to {FF3:D}

