



The Abdus Salam
International Centre for Theoretical Physics



310/1780-15

**ICTP-INFN Advanced Training Course on
FPGA and VHDL for Hardware Simulation and Synthesis
27 November - 22 December 2006**

Introduction

**Jorgen CHRISTIANSEN
PH-ED
CERN
CH-1221 Geneva 23
SWITZERLAND**

These lecture notes are intended only for distribution to participants

Introduction to VLSI ASIC Design and Technology

Paulo Moreira &
Jorgen Christiansen
CERN - Geneva, Switzerland

First half of this course is compressed set of
transparencies from Paulo Moreira:
<http://paulo.moreira.free.fr/>

Overview

- Part 1: Basic CMOS technology (from Paulo Moreira)
 - CMOS Transistors
 - Parasitics
 - The CMOS inverter
 - Technology
 - Scaling
- Part 2: BASIC CMOS digital building blocks (from Paulo Moreira)
 - Gates: NAND, NOR, PASS
 - Sequential: Latch, Flip-Flop
 - Interconnects
 - Memory: ROM, RAM, PROM, FLASH , ,
 - A bit about Delay and phase locked loops (if time allows)
- Part 3: IC design methodology and Tools
 - Dealing with complexity
 - Low power
 - Design styles
 - Tools: Layout, simulation, HDL, P&R, synthesis
- Part 4: Packaging, Testing and good design practices
 - Package types
 - Cooling
 - I/O signals
 - How to test IC's
 - What not to do (if time allows)
- Part 5: Where is all this heading ?
 - Technology changes
 - Scaling of delays and implications on design tools
 - New technologies
- (Part 6): What is this “CERN thing”