Table of contents

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Wednesday 02 July 2008

Laboratory Session. RVI Architecture. Integration of new blocks (15:00-16:00)

time	title	presenter
15:00	Laboratory Session. RVI Architecture. Integration of new blocks	MIGUEL RISCO CASTILLO