

Table of contents

Thursday 03 July 2008	1
-----------------------------	---

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Thursday 03 July 2008

Laboratory Session. RVI Projects. Digital Signal Processing with FPGA. (15:00-16:00)

time	title	presenter
15:00	Laboratory Session. RVI Projects. Digital Signal Processing with FPGA.	MARIA LIZ CRESPO