

Table of contents

Thursday 03 July 2008	1
-----------------------------	---

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Thursday 03 July 2008

Laboratory Session. RVI Projects. Digital Signal Processing with FPGA (16:30-19:00)

time	title	presenter
16:30	Laboratory Session. RVI Projects. Digital Signal Processing with FPGA	MARIA LIZ CRESPO