Table of contents

Friday 04 July 2008	

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Friday 04 July 2008

Laboratory Session. RVI Projects. Digital Signal Processing with FPGA. (09:30-10:30)

time title		presenter	
09:30 Labor	atory Session. RVI Projects. Digital Signal Processing with FPGA.	MARIA LIZ CRESPO	