

Table of contents

Friday 20 June 2008	1
---------------------------	---

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Friday 20 June 2008

Laboratory Session. VHDL Behavioral Description and Simulation of Sequential Circuits (15:00-16:00)

time	title	presenter
15:00	Laboratory Session. VHDL Behavioral Description and Simulation of Sequential Circuits	MARIA LIZ CRESPO