Table of contents

Friday 20 June 2008		1
---------------------	--	---

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Friday 20 June 2008

<u>Laboratory Session. VHDL Behavioral Description and Simulation of Sequential Circuits</u> (15:00-16:00)

time	itle	presenter
	Laboratory Session. VHDL Behavioral Description and Simulation of Sequential Circuits	MARIA LIZ CRESPO