



1977-2

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific

16 June - 11 July, 2008

Transistors.

Paulo Moreira PH ESE ME Division C E R N CH-1211 Geneva 23 SWITZERLAND

Outline

- Introduction
- Transistors
 - DC behaviour
 - MOSFET capacitances
 - MOSFET model
- The CMOS inverter
- Technology
- Scaling
- Gates
- Sequential circuits
- Storage elements
- Phase-Locked Loops
- Example



"Making Logic"

- Logic circuit "ingredients":
 - Power source
 - Switches
 - Inversion
 - Power gain
- Power always comes from some form of external EMF generator.
- NMOS and PMOS transistors:
 - Can perform the last three functions
 - They are the building blocks of CMOS technologies!

Light ON = $(A + \overline{B})\overline{D} + C$



Silicon switches: the NMOS



Silicon switches: the NMOS



Silicon switches: the PMOS



Paulo Moreira

Introduction

MOSFET equations

• Cut-off region:

$$I_{ds} = 0 \quad \text{for} \quad V_{gs} - V_T < 0 \tag{1}$$

• Linear region:

$$I_{ds} = \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot \left[\left(V_{gs} - V_T \right) \cdot V_{ds} - \frac{V_{ds}^2}{2} \right] \cdot \left(1 + \lambda \cdot V_{ds} \right) \text{ for } 0 < V_{ds} < V_{gs} - V_T \quad (2)$$

• Saturation:

$$I_{ds} = \frac{\mu \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot \left(V_{gs} - V_T\right)^2 \cdot \left(1 + \lambda \cdot V_{ds}\right) \text{ for } V_{ds} > V_{gs} - V_T \quad (3)$$

• Oxide capacitance

$$C_{OX} = \frac{\varepsilon_{OX}}{t_{OX}} \quad \left(F / m^2 \right)$$

Process "transconductance"

$$\mu \cdot C_{ox} = \frac{\mu \cdot \varepsilon_{ox}}{t_{ox}} \quad \left(A / V^2 \right)$$

 $\frac{0.24\mu m \text{ process}}{t_{ox}} = 5 \text{ nm} (\sim 10 \text{ atomic layers})$ $C_{ox} = 5.6 \text{ fF}/\mu m^2$

Paulo Moreira

Introduction

MOS output characteristics

- Linear region:
 V_{ds}<V_{qs}-V_T
 - Voltage controlled resistor
- Saturation region: $V_{ds} > V_{qs} V_T$
 - Voltage controlled current source
- Curves deviate from the ideal current source behavior due ⁰ to:
 - Channel modulation effects



MOS output characteristics



MOS output characteristics



Is the quadratic law valid?



Paulo Moreira

Introduction

Bulk effect

- The threshold depends on:
 - Gate oxide thickness
 - Doping levels
 - Source-to-bulk voltage
- When the semiconductor surface inverts to n-type the channel is in "strong inversion"
- $V_{sb} = 0 \Rightarrow$ strong inversion for:
 - surface potential > $-2\phi_F$
- $V_{sb} > 0 \Rightarrow$ strong inversion for:
 - surface potential > $-2\phi_{F+}V_{sb}$



Bulk effect



12

Weak inversion

- Is $I_d=0$ when $V_{gs} < V_T$?
- For V_{gs} V_T the drain current depends exponentially on V_{gs}
- In weak inversion and saturation (V_{ds} > ~150mV):

$$I_d \cong \frac{W}{L} \cdot I_{do} \cdot e^{\frac{q \cdot V_{gs}}{n \cdot k \cdot T}}$$

where

$$I_{do} = e^{-\frac{q \cdot V_T}{n \cdot k \cdot T}}$$

- Used in very low power designs
- Slow operation



Gain & Inversion

- Gain:
 - Signal regeneration at every logic operation
 - "Static" flip-flops
 - "Static" RW memory cells
- Inversion:
 - Intrinsic to the commonsource configuration
- The gain cell load can be:
 - Resistor
 - Current source
 - Another gain device (PMOS)



$$V_{out} = -g_m x (R_{ds} \parallel R_L) \times V_{in}$$



Outline

- Introduction
- Transistors
 - DC behaviour
 - MOSFET capacitances
 - MOSFET model
- The CMOS Inverter
- Technology Scaling
- Gates
- Sequential circuits
- Storage elements
- Phase-Locked Loops
- Example



What causes delay?

- In MOS circuits capacitive loading is the main cause. (RC delay in the interconnects will be addressed latter)
- Capacitance loading is due to:
 - Device capacitance
 - Interconnect capacitance

$$\Delta t = C \cdot \frac{\Delta V}{I} \approx \frac{C}{\mu \cdot C_{ox} \cdot V_{dd}} \cdot \frac{L}{W}$$
Assuming $V_{T} = 0$



MOSFET capacitances

- MOS capacitances have three origins:
 - The basic MOS structure
 - The channel charge
 - The pn-junctions depletion regions



MOS structure capacitances

- Source/drain diffusion extend below the gate oxide by:
 x_d - the lateral diffusion
- This gives origin to the source/drain overlap capacitances:

$$C_{gso} = C_{gdo} = C_o \times W$$

 $C_o (F / m)$

• Gate-bulk overlap capacitance:

$$C_{gbo} = C'_{o} \times L, \quad C'_{o} \quad (F / m)$$



MOS structure capacitances

0.24 μm process

NMOS L(drawn) = 0.24 μ m L(effective) = 0.18 μ m W(drawn) = 2 μ m C_o (s, d, b) = 0.36 fF/ μ m C_{ox} = 5.6 fF/ μ m² C_{gso} = C_{gdo} = 0.72 fF C_{gbo} = 0.086 fF C_g = 2.02 fF

Channel capacitance

- The channel capacitance is nonlinear
- Its value depends on the operation region
- Its formed of three components:
 - C_{qb} gate-to-bulk capacitance
 - C_{qs} gate-to-source capacitance
 - C_{qd} gate-to-drain capacitance

Operation region	C _{gb}	C _{gs}	C _{gd}
Cutoff	C _{ox} W L	0	0
Linear	0	(1/2) C _{ox} W L	(1/2) C _{ox} W L
Saturation	0	(2/3) C _{ox} W L	0

Channel capacitance



Junction capacitances

- C_{sb} and C_{db} are diffusion capacitances composed of:
 - Bottom-plate capacitance:

$$C_{bottom} = C_j \cdot W \cdot L_s$$

- Side-wall capacitance:

$$C_{sw} = C_{jsw} \cdot \left(2 L_s + W\right)$$



Junction capacitances

<u>0.24 μm process</u>

NMOS $L(drawn) = 0.24 \ \mu m$ $L(effective) = 0.18 \ \mu m$ $W(drawn) = 2 \mu m$ $L_{s} = 0.8 \ \mu m$ C_j (s, d) = 1.05 fF/ μ m² C_{jsw} = 0.09 fF/µm $C_{bottom} = 1.68 \text{ fF}$ $C_{sw} = 0.32 \text{ fF}$ $C_a = 2.02 \text{ fF}$

Source/drain resistance

Scaled down devices \Rightarrow higher source/drain resistance: ٠

$$R_{s,d} = \frac{L_{s,d}}{W} \cdot R_{sq} + R_c$$

In sub- μ processes <u>silicidation</u> is used to reduce the source, drain • and gate parasitic resistance



Outline

- Introduction
- Transistors
 - DC behaviour
 - MOSFET capacitances
 - MOSFET model
- The CMOS inverter
- Technology Scaling
- Gates
- Sequential circuits
- Storage elements
- Example



- Here it is an almost "simplistic" model of the MOSFET that will help you to easily follow the remaining material.
- The MOS transistor "is" a capacitor whose voltage controls the passage of current between two nodes called the <u>source</u> and the <u>drain</u>.
- One of the electrodes of this capacitor is called the <u>gate</u>, the other the <u>source</u>.
- The "way" the current flows between the source and the drain depends on the <u>gate-to-source</u> voltage (V_{qs}) and on the <u>drain-to-source</u> voltage (V_{ds}).



- If the gate-to-source voltage (V_{gs}) is less than a certain voltage, called the threshold voltage (V_{th}), no current flows in the drain circuit no matter what the drain-to-source voltage (V_{ds}) is!
- This is the actual definition of *threshold voltage V*_{th.}
- That is, $I_{ds} = 0$ for $V_{gs} < V_{th}$
- This is the same as saying that the drain circuit is an infinite impedance (an open circuit)!



- If the gate-to-source voltage (V_{gs}) is bigger than the threshold voltage (V_{th}) <u>and</u> the drain-to-source voltage (V_{ds}) is <u>bigger</u> than $V_{gs} V_{th}$ then the drain current only depends on the <u>gate overdrive voltage</u> ($V_{gs} V_{th}$)
- That is, the drain circuit behaves as an "ideal" voltage controlled current source:

$$I_{ds} = \frac{\mu \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot \left(V_{gs} - V_T\right)^2$$



Introduction

- If the gate-to-source voltage (V_{gs}) is bigger than the threshold voltage (V_{th}) <u>and</u> the drain-to-source voltage (V_{ds}) is <u>smaller</u> than $V_{gs} V_{th}$ then the drain current depends <u>both</u> on the <u>gate overdrive voltage</u> ($V_{gs} V_{th}$) and the <u>drain-to-source voltage</u> (V_{ds})
- That is, the drain circuit behaves as a voltage controlled resistor:

$$I_{ds} = \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot \left(V_{gs} - V_T\right) \cdot V_{ds}$$



Introduction

- For PMOS transistors the same concepts are valid except that:
 - All voltages are negative (including V_{th})
 - Were we used <u>bigger than</u> you should use <u>smaller than</u>
 - The <u>drain current actually flows out</u> of the transistor instead of into the transistor.
- REMEMBER!
 - This is an almost 'simplistic' model of the device!
- However, it will allow us to understand qualitatively the behaviour of CMOS logic circuits!
 - Even some conclusions will be based on such a simple model.