



**The Abdus Salam  
International Centre for Theoretical Physics**



**1977-2**

**First ICTP Regional Microelectronics Workshop and Training on  
VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific**

*16 June - 11 July, 2008*


**Transistors.**

Paulo Moreira  
*PH ESE ME Division  
CERN  
CH-1211 Geneva 23  
SWITZERLAND*

# Outline

---


- Introduction
- Transistors
  - *DC behaviour*
  - *MOSFET capacitances*
  - *MOSFET model*
- The CMOS inverter
- Technology
- Scaling
- Gates
- Sequential circuits
- Storage elements
- Phase-Locked Loops
- Example




# "Making Logic"

- Logic circuit "ingredients":
  - Power source
  - Switches
  - Inversion
  - Power gain
- Power always comes from some form of external EMF generator.
- NMOS and PMOS transistors:
  - Can perform the last three functions
  - They are the building blocks of CMOS technologies!


$$\text{Light ON} = (A + \bar{B}) \bar{D} + C$$




# Silicon switches: the NMOS



# Silicon switches: the NMOS



# Silicon switches: the PMOS



# MOSFET equations

- Cut-off region:

$$I_{ds} = 0 \quad \text{for} \quad V_{gs} - V_T < 0 \quad (1)$$

- Linear region:

$$I_{ds} = \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot \left[ (V_{gs} - V_T) \cdot V_{ds} - \frac{V_{ds}^2}{2} \right] \cdot (1 + \lambda \cdot V_{ds}) \quad \text{for} \quad 0 < V_{ds} < V_{gs} - V_T \quad (2)$$

- Saturation:

$$I_{ds} = \frac{\mu \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{gs} - V_T)^2 \cdot (1 + \lambda \cdot V_{ds}) \quad \text{for} \quad V_{ds} > V_{gs} - V_T \quad (3)$$

- Oxide capacitance

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad (\text{F} / \text{m}^2)$$

- Process "transconductance"

$$\mu \cdot C_{ox} = \frac{\mu \cdot \epsilon_{ox}}{t_{ox}} \quad (\text{A} / \text{V}^2)$$


0.24μm process

$t_{ox} = 5 \text{ nm}$  (~10 atomic layers)

$C_{ox} = 5.6 \text{ fF}/\mu\text{m}^2$

# MOS output characteristics


- **Linear region:**  
 $V_{ds} < V_{gs} - V_T$ 
  - Voltage controlled resistor
- **Saturation region:**  
 $V_{ds} > V_{gs} - V_T$ 
  - Voltage controlled current source
- Curves deviate from the ideal current source behavior due to:
  - Channel modulation effects






# MOS output characteristics

$L = 240\text{nm}$ ,  $W = 480\text{nm}$




# MOS output characteristics

$L = 24\mu\text{m}, W = 48\mu\text{m}$




# Is the quadratic law valid?




# Bulk effect

- The threshold depends on:
  - Gate oxide thickness
  - Doping levels
  - Source-to-bulk voltage
- When the semiconductor surface inverts to n-type the channel is in "strong inversion"
- $V_{sb} = 0 \Rightarrow$  strong inversion for:
  - surface potential  $> -2\phi_F$
- $V_{sb} > 0 \Rightarrow$  strong inversion for:
  - surface potential  $> -2\phi_F + V_{sb}$



# Bulk effect



# Weak inversion



- Is  $I_d=0$  when  $V_{gs} < V_T$ ?
- For  $V_{gs} < V_T$  the drain current depends exponentially on  $V_{gs}$
- In weak inversion and saturation ( $V_{ds} > \sim 150\text{mV}$ ):

$$I_d \cong \frac{W}{L} \cdot I_{do} \cdot e^{\frac{q \cdot V_{gs}}{n \cdot k \cdot T}}$$

where


$$I_{do} = e^{-\frac{q \cdot V_T}{n \cdot k \cdot T}}$$

- Used in very low power designs
- Slow operation




# Gain & Inversion

- **Gain:**
  - Signal regeneration at every logic operation
  - "Static" flip-flops
  - "Static" RW memory cells
- **Inversion:**
  - Intrinsic to the common-source configuration
- **The gain cell load can be:**
  - Resistor
  - Current source
  - Another gain device (PMOS)




$$V_{out} = -g_m \times (R_{ds} \parallel R_L) \times V_{in}$$



# Outline

- Introduction
- Transistors
  - *DC behaviour*
  - *MOSFET capacitances*
  - *MOSFET model*
- The CMOS Inverter
- Technology Scaling
- Gates
- Sequential circuits
- Storage elements
- Phase-Locked Loops
- Example






# What causes delay?

- In MOS circuits capacitive loading is the main cause. (RC delay in the interconnects will be addressed latter)
- Capacitance loading is due to:
  - Device capacitance
  - Interconnect capacitance


$$\Delta t = C \cdot \frac{\Delta V}{I} \approx \frac{C}{\mu \cdot C_{ox} \cdot V_{dd}} \cdot \frac{L}{W}$$

Assuming  $V_T = 0$



# MOSFET capacitances

- MOS capacitances have three origins:
  - The basic MOS structure
  - The channel charge
  - The pn-junctions depletion regions



# MOS structure capacitances


- Source/drain diffusion extend below the gate oxide by:  
 $x_d$  - the lateral diffusion
- This gives origin to the source/drain overlap capacitances:

$$C_{gso} = C_{gdo} = C_o \times W$$

$$C_o \text{ (F / m)}$$

- Gate-bulk overlap capacitance:

$$C_{gbo} = C'_o \times L, \quad C'_o \text{ (F / m)}$$



# MOS structure capacitances

---

0.24  $\mu\text{m}$  process

NMOS

$L(\text{drawn}) = 0.24 \mu\text{m}$

$L(\text{effective}) = 0.18 \mu\text{m}$

$W(\text{drawn}) = 2 \mu\text{m}$

$C_o (\text{s, d, b}) = 0.36 \text{ fF}/\mu\text{m}$

$C_{\text{ox}} = 5.6 \text{ fF}/\mu\text{m}^2$

$C_{\text{gso}} = C_{\text{gdo}} = 0.72 \text{ fF}$

$C_{\text{gbo}} = 0.086 \text{ fF}$

$C_g = 2.02 \text{ fF}$


# Channel capacitance

---

- The channel capacitance is nonlinear
- Its value depends on the operation region
- Its formed of three components:
  - $C_{gb}$  - gate-to-bulk capacitance
  - $C_{gs}$  - gate-to-source capacitance
  - $C_{gd}$  - gate-to-drain capacitance

<i>Operation region</i>	$C_{gb}$	$C_{gs}$	$C_{gd}$
<b>Cutoff</b>	$C_{ox} W L$	0	0
<b>Linear</b>	0	$(1/2) C_{ox} W L$	$(1/2) C_{ox} W L$
<b>Saturation</b>	0	$(2/3) C_{ox} W L$	0

# Channel capacitance



# Junction capacitances


- $C_{sb}$  and  $C_{db}$  are diffusion capacitances composed of:

- Bottom-plate capacitance:

$$C_{bottom} = C_j \cdot W \cdot L_s$$

- Side-wall capacitance:

$$C_{sw} = C_{jsw} \cdot (2L_s + W)$$



# Junction capacitances

---

0.24  $\mu\text{m}$  process

NMOS

$L(\text{drawn}) = 0.24 \mu\text{m}$

$L(\text{effective}) = 0.18 \mu\text{m}$

$W(\text{drawn}) = 2 \mu\text{m}$

$L_s = 0.8 \mu\text{m}$

$C_j(\text{s, d}) = 1.05 \text{ fF}/\mu\text{m}^2$

$C_{j\text{sw}} = 0.09 \text{ fF}/\mu\text{m}$

$C_{\text{bottom}} = 1.68 \text{ fF}$

$C_{\text{sw}} = 0.32 \text{ fF}$

$C_g = 2.02 \text{ fF}$




# Source/drain resistance

- Scaled down devices  $\Rightarrow$  higher source/drain resistance:

$$R_{s,d} = \frac{L_{s,d}}{W} \cdot R_{sq} + R_c$$

- In sub- $\mu$  processes silicidation is used to reduce the source, drain and gate parasitic resistance



0.24  $\mu\text{m}$  process


$R(\text{P}+) = 4 \Omega/\text{sq}$

$R(\text{N}-) = 4 \Omega/\text{sq}$

# Outline


---

- Introduction
- Transistors
  - *DC behaviour*
  - *MOSFET capacitances*
  - *MOSFET model*
- The CMOS inverter
- Technology Scaling
- Gates
- Sequential circuits
- Storage elements
- Example




# Ultra simplified MOSFET model

- Here it is an almost "simplistic" model of the MOSFET that will help you to easily follow the remaining material.
- The MOS transistor "is" a capacitor whose voltage controls the passage of current between two nodes called the source and the drain.
- One of the electrodes of this capacitor is called the gate, the other the source.
- The "way" the current flows between the source and the drain depends on the gate-to-source voltage ( $V_{gs}$ ) and on the drain-to-source voltage ( $V_{ds}$ ).



# Ultra simplified MOSFET model


- If the gate-to-source voltage ( $V_{gs}$ ) is less than a certain voltage, called the threshold voltage ( $V_{th}$ ), no current flows in the drain circuit no matter what the drain-to-source voltage ( $V_{ds}$ ) is!
- This is the actual definition of threshold voltage  $V_{th}$ .
- That is,  $I_{ds} = 0$  for  $V_{gs} < V_{th}$
- This is the same as saying that the drain circuit is an infinite impedance (an open circuit)!



# Ultra simplified MOSFET model

- If the gate-to-source voltage ( $V_{gs}$ ) is bigger than the threshold voltage ( $V_{th}$ ) and the drain-to-source voltage ( $V_{ds}$ ) is bigger than  $V_{gs} - V_{th}$  then the drain current only depends on the gate overdrive voltage ( $V_{gs} - V_{th}$ )
- That is, the drain circuit behaves as an "ideal" voltage controlled current source:


$$I_{ds} = \frac{\mu \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{gs} - V_T)^2$$



# Ultra simplified MOSFET model

- If the gate-to-source voltage ( $V_{gs}$ ) is bigger than the threshold voltage ( $V_{th}$ ) and the drain-to-source voltage ( $V_{ds}$ ) is smaller than  $V_{gs} - V_{th}$  then the drain current depends both on the gate overdrive voltage ( $V_{gs} - V_{th}$ ) and the drain-to-source voltage ( $V_{ds}$ )
- That is, the drain circuit behaves as a voltage controlled resistor:

$$I_{ds} = \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot (V_{gs} - V_T) \cdot V_{ds}$$



# Ultra simplified MOSFET model

---

- For PMOS transistors the same concepts are valid except that:
  - All voltages are negative (including  $V_{th}$ )
  - Were we used bigger than you should use smaller than
  - The drain current actually flows out of the transistor instead of into the transistor.
- **REMEMBER!**
  - This is an almost 'simplistic' model of the device!
- However, it will allow us to understand qualitatively the behaviour of CMOS logic circuits!
  - Even some conclusions will be based on such a simple model.