



**The Abdus Salam  
International Centre for Theoretical Physics**



**1977-6**

**First ICTP Regional Microelectronics Workshop and Training on  
VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific**


*16 June - 11 July, 2008*

**Gates.**


Paulo Moreira  
*PH ESE ME Division  
CERN  
CH-1211 Geneva 23  
SWITZERLAND*

# Outline

- Introduction
- Transistors
- The CMOS inverter
- Technology
- Scaling
- **Gates**
  - The NAND gate
  - "Reading" CMOS gates
  - Designing CMOS gates
- Sequential circuits
- Storage elements
- Phase-Locked Loops
- Example




# NAND 2-inputs




"Gates are  
inverters in  
disguise!"

# NAND 3-inputs






# NAND 3-inputs




# NAND 3-inputs


---



# "Reading" CMOS gates



# Designing CMOS gates



# Complex CMOS gates

---

- Can a compound gate be arbitrarily complex?

- NO, propagation delay is a strong function of fan-in:

$$t_p = a_0 \cdot FO + a_1 \cdot FI + a_2 \cdot (FI)^2$$

- FO  $\Rightarrow$  Fan-out, number of loads connected to the gate:

- 2 gate capacitances per FO + interconnect

- FI  $\Rightarrow$  Fan-in, Number of inputs in the gate:

- Quadratic dependency on FI due to "RC" signal path across the channels:

- The resistance increases with the number of transistors in series
- Each drain and source diffusion adds additional parasitic capacitance

- Avoid large FI gates (Typically  $FI \leq 4$ )