



#### 1977-12

#### First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific

16 June - 11 July, 2008

FPGA applications in High Energy Physics.

KLUGE Alexander PH ESE FE Division C E R N 385, rte Meyrin CH-1211 Geneva 23 SWITZERLAND

## FPGA applications in High Energy Physics

Alexander Kluge CERN



### • CERN – electronics system concepts a project cycle

#### Application: Data selection

#### Application: Data processing



## **Application overview CERN**

CERN, experiments
Aim
General detector concept
Examples



### Principle of data acquisition & data flow



data selection: trigger
data processing







#### Overall view of the LHC experiments.



# Experiments



### **Principle of detectors**





#### 22 m diameter

### position resolution: > 10 μm 4T magnet field

1





Principle of Data acquisition



### **Data selection**





# Trigger processor

• Fast

- the faster, the less data needs to be pipelined/stored
- Compact
  - Many data channels are going into one processor system
- Connectivity
  - High number
  - Transmission delay on cables (5ns/m -> 200 m -> 1µs)
- Reliability
  - Physics processes with a probability of 10<sup>-11</sup> need to recorded
  - Processing and data transmission error rate >> 10<sup>-11</sup>
- Quality control
  - Processes are verified in hardware and software processors
- Radioactive environment

- Many (100.000) parallel inputs in 25 ns intervall
- Parallel processing pipelined processing
- FPGA
  - highly parallel because of many IOs and interconnectability
- Example (Tracal Trigger)
  - Specifications
    - Calculate how many out of 1000 binary sensor inputs are active
    - Each 25 ns a new set of 1000 bits
    - Result required within 100 ns
  - Solution possibilities
  - Today and 5 and 10 years ago

#### System topology

- high number of inputs ->
  - operation to simplify data and reduce data amount
- reduced number of inputs ->
  - connected to more complex processing units
- at the end of processing chain ->
  - interest to integrate as much information into 1 FPGA to reduce interconnection

### System topology

#### • Interconnection:

- delay
  - (clock to pin, transmission outside FPGA, setup time)
- Parallel interconnection:
  - high number of IOs, problem moved to board level
  - reliability impact due to solder joints or connectors
- Serial interconnections at high speed
  - reduce reliability impact but increase delay (trigger needs to be fast)

# Muon Track Finder Trigger Processor



### Principle of data acquisition



- Size of detector system
  - -r = 14 m, length = 20 m
    - cable delay ~ 5 ns/m -> synchronisation
- Each 25 ns new data set
- 240 detector modules 200.000 detector cells
- Identify particles (muons)
- Measure curvature = momentum of particles within 400 ns
- Find 4 particles with highest momentum









200.000 sensors ->

240 chambers x 2 track segments = 480 track segments

1 track segment position (phi): 12 bits angle (phi<sub>b</sub>): 10 bits quality code: 3 bits

25 bits \* 480 track segment = 12000 bits 12000 bits \* 40 MHz = 480 Gbit/s













Result of all extrapolation units is 180 bits -> data reduction Track assembly units is combinatorial and looks for the longest possible track combination



Parameter assignment unit: momentum (5 bits) based on difference in position of layer 1 and 2





Extrapolation units: EP20k400EFC672 Data pipeline: 3 x EP1k100FC484 Track segment linker: EP20k300

16 layer PCB no pin level back annotation no board level simulation Soldering problems with ball grid




#### Muon track finder trigger

#### All in EP1S40F1020C7

8 layer PCB pin level back annotation board level VHDL simulation full JTAG boundary scan FPGA on daughter card



#### Muon track finder trigger

- Conclusion track finder:
- Data reduction
- Pipelining
- Feasibility study on possible algorithms
- Back annotation of Pins in FPGA after routing
- Full board multiple FPGA VHDL simulation
- Stimulus files from (costumer) simulation
- Planning at FPGA level has impact on system implementation

## Example FPGA processors

#### Processor board with optical inputs







- System Specifications
- Different approaches possibilities
  - ASICs, CAM -> FPGA
  - Pattern recognition / Analytical approach => Mixture
- Simulation Feasibility Forecast to future technologies
- Data flow simulation/calculation
  - buffer sizes
  - dead times

- System Specifications
- Different approaches possibilities
  - ASICs, CAM -> FPGA
  - Pattern recognition / Analytical approach => Mixture
- Simulation Feasibility Forecast to future technologies
- Data flow simulation/calculation
  - buffer sizes, dead times

- Implementation scheme propose technology independent architecture
  - Do not push problems to a higher level IO pins, PCB, system

#### Technology independent Simulation

- Full system: system input patterns Qualification of data process
- implement/integrate into system surrounding work on FPGA code
- Simulation together with environment
  - other FPGA
  - input data

- Implementation technology dependent
- Selection of components
  - Performance, features, evaluation, availability
  - price, age/phase in product cycle,
    - if very new -> support and access to high quantity difficult
       -> close connection to distributor
- Define strategy on Maintenance and upgrades
  - FPGA might get too full & slow after implementation of more and more functions

- FPGA simulation/synthesis/place&route/backannotation
- Board Placing/routing
  - FPGA -> board -> FPGA
  - FPGA Back annotation/Board level of pin position-Feedback on board layout
- behavioral simulation of HDL code
  - back annotated gate level after routing with board/system level
  - SEU simulation

- Problems which are not solved on component level (ASIC/FPGA)
  - are pushed to the system level, become expensive and time consuming
- System level considerations ->
  - System level simulation
  - Multi designer environment
  - Multi component environment

#### Example layout

- Prototype no internal design constraints on pin assignment for board layout -> 16 layer board ->
- with assignment clean and 8 layer board
- Missing board level simulation with two FPGAs
  - simulation of each FPGA is OK together setup and hold time violations board delay (mealy/moore)
- Evolution of FPGA technology:
  - more than 1 FPGA with board routing ->
  - 1 FPGA no board routing

- Software/Hardware development must go hand in hand
- Debugging features in FPGAs/system/history/status
- Remote control is often required
  - how to implement
  - always one FPGA not reprogrammable as communication processor

#### Board production

- JTAG boundary scan is mandatory for BGA
  - Full system JTAG especially with multiple FPGAs on board
  - reduces turn around time
  - gives proof of problems to manufacturer
  - X-ray test are not always conclusive (example not even copper on pads)
- Soldering problems with prototype series
- Test points

- Define strategy on Reliability
  - which date may be corrupted and which data must not be corrupted
  - radiation, SEU, cosmic rays on ground level
  - sub micron ASICs/FPGA

# Starting to make an FPGA project

- How to make an FPGA?
  - What should it do?
  - How should it do it?
- Systems / Requirements define detailed implementation scheme/architecture
- Specification need to be worked out before even one thinks about the FPGA type or code.
  - Specification: understand user needs
  - define specification of system together with user/costumer
- re-discuss, re-negotiate
  - understand
  - task of designer to understand and translate specifications

- Costumer/boss says: "I need a system which can calculate the value each 100 ns."
- What you might understand is: "The calculation needs to be finished within 100 ns"
- What he means is:

"A new value needs to be processed every 100 ns. How long it takes to present the result does not matter"

• First case: might be impossible, maybe not. Second case: Processors in parallel or in pipeline





000	🔀 add16.vhd – /Volumes/akluge/cadence/div/test_vhdl/mult_trig/	
File Edit Search Prefere	nces Shell Macro Windows	Help
/Volumes/akluge/cadence/div	/test_vhdl/mult_trig/add16.vhd 3271 bytes	L: 50 C: 51
<pre>library ieee; use ieee.std_logic_11 use ieee.numeric_std.</pre>	64.all; all;	
entity add16x28bit is port ( clk reset_i data0 data1 data2 data3 data4 data5 data6 data6 data7 data8 data9 data10 data11 data12 data13 data12 data13 data14 data15 sum	<pre>:in std_logic; :in std_logic; :in integer range 0 to 2 ** 16 - 1;</pre>	
end add16x28bit;		
architecture behavior	al <b>of</b> add16x28bit <b>is</b>	
<pre>signal data0_int signal data1_int signal data2_int signal data3_int signal data4_int signal data5_int signal data6_int signal data7_int signal data8_int signal data9_int signal data10_int signal data11_int signal data12_int signal data13_int signal data14_int signal data15_int</pre>	<pre>:integer range 0 to 2 ** 16 - 1; integer range 0 to 2 ** 16 - 1;</pre>	

proces	s (clk)				
begin	(all sources and all $= 11$ ) then				
11	$\{CIR \text{ event and } CIR = I\}$ then				
	II (reset_I = $10^{\circ}$ ) then				
	dataU_int <= 0;				
	datal_int <= 0;				
	data2_int <= 0;				
	data3_int <= 0;				
	data4_int <= 0;				
	data5_int <= 0;				
	data6_int <= 0;				
	data7_int <= 0;				
	data8_int <= 0;				
	data9_int <= 0;				
	data10_int <= 0;				
	data11 int <= 0;				
	data12 int <= 0;				
	data13 int <= 0;				
	data14 int <= 0;				
	data15 int <= 0:				
	else				
	data0 int <= data0:				
	data1 int <= data1:				
	data2 int <= data2:				
	data3 int <= data3;				
	data4 int <= data4;				
	data5 int <= data5;				
	data6 int <= data6;				
	data7_int <= data0,				
	data8 int <= data8;				
	data9_int <= data0,				
	data10 int <= data10.				
	datalv_int <= datalv,				
	datall_int <= datall,				
	data12_Int <= data12;				
	data1/_int <= data1/;				
	data14_INU				
	<pre>dataio_int &lt;= dataio; and if.</pre>				
end 11;					
ena 11;					
ena pr	ocess;				
proces	SS (CIK)				
pediu	(a) = (1) + (a)				
11	(CIR event and CIR = '1') then $(f_{1}) = (f_{2}) + (f_{2}) = (f_{2})$				
	$11 \text{ (reset_1 = 0)} \text{ then}$				
	sumint <= 0;				
	else				
	sum_int				

```
end if;
   end if;
end process;
process (clk)
begin
   if (clk'event and clk = '1') then
      if (reset_i = '0') then
                      <= 0;
         sum_int
      else
                      <= data0 int +
         sum_int
                         data1 int +
                         data2 int +
                         data3 int +
                         data4 int +
                         data5 int +
                         data6 int +
                         data7 int +
                         data8 int +
                         data9 int +
                          data10 int +
                         data11 int +
                         data12 int +
                          data13 int +
                         data14 int +
                         data15_int;
      end if;
   end if;
end process;
sum <= sum_int;</pre>
end behavioral;
```



- 533 logic elements, 6%
- 278 pins, 74%
- 29.7 MHz => 33.6 ns

- Costumer/boss says: "I need a system which can calculate the value each 100 ns."
- What you might understand is: "The calculation needs to be finished within 100 ns"
- What he means is:

"A new value needs to be processed every 100 ns. How long it takes to present the result does not matter"

• First case: might be impossible, maybe not. Second case: Processors in parallel or in pipeline

#### **Pipeline architecture**



#### PIPELINE ARCHITECTURE

#### **Adder with pipeline**

#### • Example:

add 16 16-bit values within 25 ns;



<pre>library ieee; use ieee.std_logic_1: use ieee.numeric_std</pre>	164. <b>all;</b> . <b>all;</b>	
entity add16Pipeline port ( clk reset_i data0 data1 data2 data3 data4 data5 data6 data7 data8 data9 data10 data11 data2 data3 data4 data5 data6 data7 data8 data10 data14 data2 data4 data5 data6 data7 data8 data10 data14 data14 data2 data4 data5 data6 data10 data4 data6 data7 data8 data10 data14 data9 data10 data14 data14 data2 data6 data10 data14 data7 data8 data10 data14 data10 data14 data2 data6 data10 data14	<pre>is is :in std_logic; :in std_logic; :in integer range 0 to 2 ** 16 - 1; :in integer range 0 to 2</pre>	
data15 sum );	<pre>:in integer range 0 to 2 ** 16 - 1; :out integer range 0 to 2 ** 20 - 1</pre>	
<pre>end add16Pipeline; architecture behavio;</pre>	ral <b>of</b> add16Pipeline <b>is</b>	
<pre>signal data0_int signal data1_int signal data2_int signal data3_int signal data4_int signal data5_int signal data6_int signal data7_int signal data8_int signal data9_int signal data10_int signal data11_int signal data12_int signal data13_int signal data14_int</pre>	<pre>:integer range 0 to 2 ** 16 - 1; integer range 0 to 2 ** 16 - 1;</pre>	
signalsum_intsignalsum_int0signalsum_int1signalsum_int2signalsum_int3signalsum_int4signalsum_int5signalsum_int6signalsum_int7	<pre>:integer range 0 to 2 ** 20 - 1; integer range 0 to 2 ** 17 - 1;</pre>	



```
process (clk)
beqin
   if (clk'event and clk = '1') then
     if (reset i = '0') then
         sum intO
                    <= 0;
     else
         sum intO
                    <= data0 int +
                        data1 int;
     end if;
   end if;
end process;
process (clk)
beqin
   if (clk'event and clk = '1') then
     if (reset i = '0') then
         sum int1
                    <= 0;
     else
                   data2 int +
         sum int1
                        data3 int;
     end if;
   end if;
end process;
process (clk)
beqin
   if (clk'event and clk = '1') then
      if (reset i = '0') then
                     <= 0;
         sum int2
      else
                   data4 int +
         sum int2
                        data5_int;
     end if;
   end if;
```

```
process (clk)
beqin
  if (clk'event and clk = '1') then
     if (reset_i = '0') then
        sum int3 <= 0;
     else
        sum int3
                  data6 int +
                       data7 int;
     end if;
  end if;
end process;
process (clk)
begin
  if (clk'event and clk = '1') then
     if (reset_i = '0') then
        sum int4
                    <= 0;
     else
        sum_int4
                  data8 int +
                       data9_int;
     end if;
  end if;
end process;
```

```
process (clk)
beqin
  if (clk'event and clk = '1') then
      if (reset i = '0') then
         sum int \leq 0;
      else
         sum int5 <= data10 int +
                       data11_int;
     end if;
  end if;
end process;
process (clk)
begin
  if (clk'event and clk = '1') then
     if (reset i = '0') then
         sum int6 <= 0;
      else
         sum int6 <= data12 int +
                       data13 int;
     end if:
  end if:
end process;
process (clk)
begin
  if (clk'event and clk = '1') then
      if (reset i = '0') then
         sum int7 <= 0;
      else
                  data14 int +
         sum int7
                       data15 int;
     end if;
  end if;
end process;
```

```
process (clk)
beqin
   if (clk'event and clk = '1') then
      if (reset_i = '0') then
         sum_int
                      <= 0;
      else
         sum int
                      <= sum int0 +
                         sum int1 +
                         sum int2 +
                         sum int3 +
                         sum int4 +
                         sum_int5 +
                         sum int6 +
                         sum_int7
                         ;
      end if;
   end if;
end process;
sum <= sum_int;</pre>
end behavioral;
```

#### **Adder with pipeline**

- Adder without pipeline
- 533 logic elements, 6%
- 278 pins, 74%
- 29.7 MHz => 33.6 ns

- Adder with pipeline
- 526 logic elements, 6%
- 278 pins, 74%
- 45.4 MHz => 22 ns

#### re-discuss, re-negotiate

- understand
- task of designer to understand and translate specifications
# **Readout Processors**

## **Read-out processors**

#### Specification

- Challenge many parallel inputs –
   25 ns intervall short processing time
- Storage during trigger decision time
- Data reduction/encoding (zero suppression)
- pipelining, buffering (FIFO, dual port RAM)



Sept 3-7, 2007

A. Kluge



A. Kluge

Sept 3-7, 2007

full detector 120 x 2560 x 32 bits @ 10 MHz (100 ns) = ~100 Gbit/s

separate read-out for each detector module



each detector module (10 chips)2560 x 32 bits @ 10 MHz

## Data funnel



## Data funnel



Data generator 2560 x 32 bits







## **Pixel detector data processing**



check if any hits

if no hits -> load new value from FIFO if available

if 1 only -> decode the hit & request new value from FIFO

if more than one hit -> decode the hits

# Pixel detector data processing



How to decode the address: this line has two hits the state machine must send two hits into the dual port memory

row address	hit position = 5
row address	hit position = 11

# **Pixel detector data processing**



\varTheta 🕙 🗐 📃 🛛 🛛 🔊 🔊 🔊 🔊 🔊	
Fie Edit Search Preferences Shel Macro Windows	Help
/Volumes/ckluge/cadence/div/test_vhdl/positionDeccderSR.vhd 1418 bytes	L: 4 C: 10
<pre>library isee; use isee.std_logic_1164.all;</pre>	
<pre>entity positionDecoderSR is port {    clk</pre>	
cnd positionDocodorSR;	
architecture behavioral of positionDecoderSE is	
<pre>signal data_encode :std_logic_vector (31 downto 0); signal position_count :integer range 0 to 31; signal state_encoding :std_logic;</pre>	
begin	
process (clk, reset_i) begin	
<pre>if (clk'event and clk = '1') then if (reset_i = 'C') then     data_tcode</pre>	
<pre>if (clk'event and clk = '1') then     if (reset_i = 'C') then         data_word</pre>	
end process;	
end behavioral;	

```
00
                        X positionDecoderSR.vhd - /Volumes/akluge/cadence/div/test vhdl/
File Edit Search Preferences Shell Macro Windows
                                                                                           Help
                                                                                        L:4 C:16
/Volumes/akluge/cadence/div/test_vhdl/positionDecoderSR.vhd_1418 bytes
library ieee;
use ieee.std logic 1164.all;
entity positionDecoderSR is
port (
         clk
                               in std logic:
                               in std_logic:
         reset i
                               in std logic.
         new value available
                               :in std logic vector (31 downto 0);
         new value
         data word
                               :out integer range 0 to 31;
         write data word
                               :out std logic):
end positionDecoderSR;
architecture behavioral of positionDecoderSR is
signal data encode :std_logic_vector (31 downto 0);
signal position count
                        : integer range 0 to 31;
                         std_logic:
signal state encoding
begin
process (clk, reset i)
begin
if \{clk | event and clk = 1^{\circ}\} then
   if (reset i = 0^{\circ}) then
```

#### Position decoder – shift register – VHDL code

begin

```
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data encode
                                  \langle = (others => '0');
      position count
                                  <= 0:
                                  <= '0';
      state encoding
   elsif ((new value available = '1') and (state encoding = '0')) then
      data encode
                                  <= new value;
      state encoding
                                  <= '1';
   elsif ((state encoding = '1') and (position count /= 31)) then
      data encode (30 downto 0)
                                  <= data encode (31 downto 1);
                                  <= '0';
      data encode (31)
      position count
                                  <= position count + 1;
   elsif (position count = 31) then
                                <= '0':
      state encoding
   end if:
end if;
if (clk'event and clk = '1') then
   if (reset i = '0') then
                                  <= 0:
      data word
                                  <= '0';
      write data word
   elsif (data encode(0) = '1') then
      data word
                                 <= position count;
                                <= 11';
      write data word
   else
                                 <= '0':
      write data word
   end if:
end if;
end process;
end behavioral:
```

```
begin
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = '0') then
                                  \langle = (others => '0');
      data encode
                                  <= 0:
      position count
                                  <= '0';
      state encoding
   elsif ((new value available = '1') and (state encoding = '0')) then
      data encode
                                  <= new value;
                                 <= '1';
      state encoding
   elsif ((state encoding = '1') and (position count /= 31)) then
                                                                     shiftRegister
      data_encode(30 downto 0) <= data_encode(31 downto 1);</pre>
                                 - <= '0':T
      data encode(31)
      data_encode(31) <= '0';
position_count <= position_count + 1;</pre>
   elsif (position count = 31) then
                                  <= '0':
      state encoding
   end if;
end if;
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data word
                                  <= 0:
                                  <= 'Ô':
      write data word
   elsif (data_encode(0) = '1') then
      data word
                                c= position count;
                                 <= '1';
      write data word
   else
                                 <= '0':
     write data word
   end if;
end if;
end process;
end behavioral:
```

```
begin
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data encode
                                  \ll (others => '0');
                                  <= 0:
      position count
                                  <= '0';
      state encoding
   elsif ((new value available = '1') and (state encoding = '0')) then
      data encode
                                  <= new value;
                                  <= '1';
      state encoding
   elsif ((state encoding = '1') and (position count /= 31)) then
      data_encode(30 downto 0) <= data_encode(31 downto 1);</pre>
                                  <= '0':
      data encode (31)
      position count
                                  <= position count + 1;</pre>
                                                                    counter
   elsif (position_count = 31) then
                                  <= '0':
      state encoding
   end if;
end if;
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data word
                                  <= 0:
                                  <= 'Ô':
      write data word
   elsif (data_encode(0) = '1') then
      data word
                                 <= position count;</pre>
                                <= '1';
      write data word
   else
                                 <= '0':
     write data word
   end if;
end if:
end process;
end behavioral:
```

```
begin
process (clk, reset_i)
begin
if (clk'event and clk = '1') then
  if (reset i = '0') then
                               \ll (others => '0');
     data encode
                                 <= 0;
     position count
                                <= 'Ô':
      state encoding
  elsif ((new value available = '1') and (state encoding = '0')) then
     data encode
                           <= new value;
                    <= '1';
      state encoding
   elsif ((state_encoding = '1') and (position_count /= 31)) then
      data_encode(30 downto 0) <= data_encode(31 downto 1);</pre>
     data_encode(31) <= '0';
position_count <= position_count + 1;</pre>
  elsif (position count = 31) then
                      <= '0':
      state encoding
  end if;
end if;
if (clk'event and clk = '1') then
                                                                  control
  if (reset i = '0') then
     data word
                                <= 0:
     write_data_word
                               <= 'Ô':
  elsif (data encode(0) = '1') then
     data_word <= position_count;
write_data_word <= '1';</pre>
  else
                        <= '0':
     write data word
  end if:
end if;
end process;
end behavioral:
```

```
begin
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data encode
                                  \langle = (others => '0');
                                  <= 0:
      position count
                                  <= '0';
      state encoding
   elsif ((new value available = '1') and (state encoding = '0')) then
      data encode
                                  <= new_value;
                                                                    elsif
                                 <= '1':
      state encoding
   elsif ((state_encoding = '1') and (position_count /= 31)) then invokes
      data encode (30 downto 0) <= data encode (31 downto 1);
                                 <= '0':
      data encode (31)
                                                                    priority
      position count
                      <= position count + 1;</pre>
   elsif (position count = 31) then
                                                                    encoder ->
                                 <= '0';
      state encoding
   end if:
                                                                    more logic
end if;
if (clk'event and clk = '1') then
   if (reset i = '0') then
      data word
                                  <= 0:
      write data word
                                  <= '0':
   elsif (data_encode(0) = '1') then
      data word
                                 position count;
                                <= 11':
      write data word
   else
                                 <= '0';
     write data word
   end if;
end if;
end process;
end behavioral:
```

```
beqin
process (clk, reset_i)
begin
if (clk'event and clk = '1') then
  if (reset i = '0') then
                                      <= (others => '0');
      data encode
      position count
                                       <= 0:
                                      <= 'Ó':
      state encoding
   else
      case (state encoding) is
      when '0' =>
        if (new value available = '1') then
                                   data encode
            state encoding
         end if;
      when 1' =>
        if (position count /= 31) then
           data encode (30 downto 0)
                                      <= data encode(31 downto 1);
                                      <= '0';
            data encode (31)
            position count
                                      <= position count + 1;
         elsif (position_count = 31) then
                                      <= '0':
            state encoding
         end if;
      when others =>
         data encode
                                      <= (others => '0'); 
         position count
                                     <= 0;
                                      <= 'Ó':
        state encoding
      end case;
   end if;
end if;
if (clk'event and clk = '1') then
  if (reset i = '0') then
                                       <= 0;
      data word
                                      <= '0';
     write data word
   elsif (data encode(0) = '1') then
      data word
                                        position count;
                                      <= '1':
      write data word
   else
                                      <= '0':
      write data word
   end if:
end if;
end process;
```

end behavioral;

#### state machine with case statement

#### • Shift register is a parallel load register



#### "0000100000100000110000000011010"

] <b>[</b> x <sub>2</sub>	x <sub>2</sub> TimeA ▼ = 937.5 ▼Ins ▼ I <sup>®</sup> A× 1 + → I ■ III ♥ III ● 20 7.012.437.5ns + 0												Time: 🖇	<b>a</b> 937.	5ns : 1847.7	'9C 🛛 🔍 🕇 🗍	- \$ 8 H												
× () Q	Baseline = 1847.790948ns Cursor-Baseline = -910.290948ns TimeA = 937.5ns																												
	Name 🔻	Cursor 🔻		1000ns			1100ns			1200ns			1300ns			1400	Ins		1500ns		. 1	600ns			1700ns			1800ns	
	<b>&gt;</b> ⊂lk	1																											
	·····→Σ reset_i	1																											
	<b>&gt;</b> new_value_available	0																											
	🗄 🗝 🚾 new_value	'h 00000000	00000000	082 00	0000000																								
	🗄 🌆 data_encode	'h 00000000	0000000	082	041 0	020•	.0• 008•	004	02 <b>) (</b> 0	000	▶ 000	000 <b>) (</b> 1	000) (000)	000	000	000 <b>) (</b>	000) (000)	000 000	)• <b>\</b> 000• <b>\</b> 00	io• <b>)</b> ooc	0 <b>•  </b> 000	▶ <b>000</b> ₽	000	000	00) (00	000000			
	🕀 🕞 data_word	'd 0	0		)(1	L	Дз	4							(	14 )	15			21					27				
	🕀 👘 position_count	'd 0	0		1 2	2 3	4	<u>χ</u> 5 χε	χ÷	7 <mark>(</mark> 8	<u>χ</u> 9 χ	10 (	11 12	13	14	15 X	16 17	18 X19	20 21	. 22	23	24	25	X26 X2	7 28	29	(30 X	31	
	write_data_word	o																											
		0																											
																													-
J	•		·			1,000,0	000			2,000,0	00			000,000			. 1	1,000,000			5,000,0	000			6,000	0,000		7,012,437.5ns	•
0																												1 object sel	lected



												Time:	0 1 1	937.5n	ıs : 1847	7.79C 💌 🦕	+ - = □	° ⊾≏ Ff
															Baselir	ne = 1847	.790948ns	
14(	)Ons			150	DOns			160	00ns			170	)Ons			180	Ons	
																		▲
)•	000	000	000	000	000	000	000	000	000	000	000	000	00000	0000				
	15						21						27					
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	(зо	X31		
		]																
4,000,000 5,000,0							000.000	0			le	000 00	n		7 0 1 2 4	37.5 ps		
									•				,000,00	-		1,012,7	· · · · ·	



Shift register & counter (if then) Result in an FPGA from 2002: (Altera EP20k200FC484-3) 81 out of 8320 logic elements 44 registers

11% (41/376) of pins

10.6 ns (94.5 MHz) position\_count-> position\_count

tco:8.0 ns:data\_word\_reg -> data\_wordtsu:7.0 ns:new\_value\_available -> data\_encode



Shift register & counter (case) Result in an FPGA from 2002: (Altera EP20k200FC484-3) 50 out of 8320 logic elements (with case statement) 44 registers

11% (41/376) of pins

9.1 ns (109.9 MHz) position\_count-> data\_encode

tco:7.0 ns:data\_word\_reg -> data\_wordtsu:6.3 ns:new\_value\_available -> data\_encode

#### • Task fulfilled?

- Few logic cells
- Timing constraints fulfilled
- User requirements fulfilled?
  - Processing per 32 bit line takes:
    - 32 bits \* 25 ns = 800 ns
    - Data comes each 100 ns -> 1 out of 2560 32 bit line
    - Decoding time for all lines is: 2560 \* 800 ns => 2 ms
    - Within 2 ms => 20480 data lines arrive
      - input FIFO would need to be at least 20k \* 32 bit deep
    - During 2 ms no other trigger acquisition can take place
       dead time => max trigger rate: 488 Hz
- User requirements not fulfilled

### Position decoder – priority encoder



How to decode the address:

this line has two hits

the state machine must send two hits into the dual port

#### memory

row address	hit position = 5
row address	hit position = 11

### Position decoder – priority encoder



#### Position decoder – priority encoder

```
--postionDecoderPri
 library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all:
entity positionDecoder is
port (
       clk
                               std logic:
                          :in
                               std_logic
                          :in
       reset i
       new value available
                               std logic
                          :in
                               std_logic_vector (31 downto 0);
       new value
                          :in
                               integer range 0 to 31;
        data word
                          :out
                               std_logic);
       write data word
                          :out
end positionDecoder;
architecture Priority of positionDecoder is
component prior32
                    std_logic_vector (31 downto 0);
port ( inp
                :in
        code
                :out std logic vector (4 downto 0));
end component;
component addressDecoder
                    std_logic_vector (4 downto 0);
port ( inp
                :in
               :out std_logic_vector (31 downto 0));
        code
end component;
                          :std_logic_vector (31 downto 0);
signal data encode
signal state encoding
                          std logic
signal hit address
                          :std logic vector (4 downto 0);
                          :std logic vector (31 downto 0);
signal data encode actual
                          :std logic vector (31 downto 0);
signal data encode next
signal data encode next is 0
                          std logic
signal new value is 0
                          std_logic;
```

```
-postionDecoderPri
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity positionDecoder is
port (
                                std_logic;
        clk
                           :in
                          :in
                                std logic.
       reset i
        new value available
                          :in
                               std logic
        new value
                          :in
                                std logic vector (31 downto 0);
        data word
                          :out integer range 0 to 31;
                               std_logic);
        write data word
                          :out
end positionDecoder;
architecture Priority of positionDecoder is
component prior32
port ( inp
                :in
                     std_logic_vector (31 downto 0);
                     std logic vector (4 downto 0));
                :out
        code
end component;
component addressDecoder
port (
                     std logic vector (4 downto 0);
       inp
                :in
                :out std_logic_vector (31 downto 0));
        code
end component;
                          :std_logic_vector (31 downto 0);
signal data encode
signal state encoding
                          std logic;
signal hit address
                          :std_logic_vector (4 downto 0);
                          :std logic vector (31 downto 0);
signal data encode actual
signal data encode next
                          :std logic vector (31 downto 0);
                          std_logic
signal data encode next is 0
                          std logic.
signal new value is 0
```



```
data encode
                                    <= data encode next;
           state encoding
                                    <= '0':
         end if;
      when others =>
         data encode
                                    \langle \langle \text{others} \rangle \rangle \langle 0^+ \rangle;
                                    <= '0':
         state encoding
      end case;
   end if;
end if:
end process;
                      <= data encode and data encode actual;</pre>
data encode next
                      <= state encoding;
white data word
                      <= to integer (unsigned(hit address));</pre>
data word
a prior32: prior32
 port map (data_encode, hit_address);
a addressDecoder: addressDecoder
   port map (hit address, data encode actual);
process (data encode next)
begin
   data encode next is 0 <= '1';
   else
      data_encode_next is 0 <= '0':
   end if;
end process;
process (new_value)
begin
   new value is 0 <= '1';
   else
      new value is 0 <= '0';
   end if:
end process;
end Priority;
```

```
library ieee;
use ieee.std logic 1164.all;
entity prior32 is
port ( inp
                 :in
                       std_logic_vector (31 downto 0);
                 :out std logic vector (4 downto 0));
         code
end prior32;
architecture behavioral0 of prior32 is
--prior32
begin
process (inp)
begin
                                code <= "00000":
         (inp(0) = '1') then
   if
   elsif (inp(1) = '1') then
                                code <= "00001":
   elsif (inp(2) = '1') then
                                code <= "00010";
   elsif (inp(3) = '1') then
                                code <= "00011":
   elsif (inp(4) = '1') then
                                code <= "00100'
   elsif (inp(5) = '1') then
                                code <= "00101"
   elsif (inp(6) = '1') then
                                code <= "00110";
   elsif (inp(7) = '1') then
                                code <= "00111"
   elsif (inp(8) = '1') then
                                code <= "01000"
   elsif (inp(9) = '1') then
                                code <= "01001"
   elsif (inp(10) = '1') then
                                code <= "01010"
   elsif (inp(11) = '1') then
                                code <= "01011":
   elsif (inp(12) = '1')
                                code <= "01100"
                        then
   elsif (inp(13) = '1')
                                code <= "01101"
                        then
                        then
   elsif (inp(14) = '1')
                                code <= "01110"
   elsif (inp(15) = '1')
                                code <= "01111'
                        then
                                code <= "10000";
   elsif (inp(16) = '1')
                        then
                                code <= "10001"
   elsif (inp(17) = '1')
                        then
   elsif (inp(18) = '1')
                        then
                                code <= "10010"
                                code <= "10011";
   elsif (inp(19) = '1')
                        then
   elsif (inp(20) = '1')
                        then
                                code <= "10100"
                                code <= "10101"
   elsif (inp(21) = '1')
                        then
   elsif (inp(22) = '1')
                        then
                                code <= "10110"
   elsif (inp(23) = '1')
                        then
                                code <= "10111"
   elsif (inp(24) = '1')
                        then
                                code <= "11000";
   elsif (inp(25) = '1')
                                code <= "11001
                        then
   elsif (inp(26) = '1')
                        then
                                code <= "11010"
   elsif (inp(27) = '1') then
                                code <= "11011";
   elsif (inp(28) = '1')
                                code <= "11100"
                       then
                                code <= "11101"
   elsif (inp(29) = '1')
                        then
   elsif (inp(30) = '1') then
                                code <= "11110":
   elsif (inp(31) = '1') then
                                code <= "11111":
   else
                                code <= "11111";
end if;
end process;
end behavioral0;
```

```
--adressDecoder
library ieee;
use ieee.std_logic_1164.all;
entity addressDecoder is
             std_logic_vector (4 downto 0);
          :in
port ( inp
          :out std_logic_vector (31 downto 0));
     code
end addressDecoder;
architecture behavioral of addressDecoder is
begin
process (inp)
beqin
 case (inp) is
   when "00000" =>
             code
                 when "00001" =>
             code
                 when "00010" =>
             code
                 when "00011" =>
                 code
   when "00100" =>
             code
                 when "00101" =>
                 code
      "00110" =>
   when
             code
                 when "00111" =>
             code
                 when "01000" =>
             code
                 when "01001" =>
             code
                 when "01010" =>
                 code
   when "01011" =>
                 code
   when "01100" =>
                 code
   when "01101" =>
                 code
   when "01110" =>
                 code
   when "01111" =>
                 code
   when "10000" =>
                 code
   when "10001" =>
             code
                 when "10010" =>
                 "111111111111101111111111111
             code
   when "10011" =>
                 code
      "10100" =>
                 <= "1111111111110111111111111111
   when
             code
   when "10101" =>
                 ← "11111111110111111111111111111111111
             code
   when "10110" =>
             code
                 when "10111" =>
                 "111111110111111111111111111
             code
   when "11000" =>
                 <= "11111110111111111111111111
             code
   when "11001" =>
             code
                 <= "11111110111111111111111111111
   when "11010" =>
             code
                 <= "1111101111111111111111111
   when "11011" =>
             code
                 <= "111101111111111111111111111
      "11100" =>
   when
             code
                 when "11101" =>
             code
                 when "11110" =>
                 code
   when "11111" =>
                 code
   when others =>
             code
                 end case;
```

end process;

end behavioral;
] <del>7</del>	💞 🗠 👒 🐒 🛍 🎘 🗙		<b>₩</b> .												😽 - 📲	Send To: 💽 🚟 [	2 📰 🚏	
Sea	ırch Names: Signal 🔻 📃 💌	] 🛝 🛝 🛛	Search Times: Value 💌	<u>,                                    </u>	<b>b</b> a										·			
rx2	TimeA▼ = 975,000,000▼ fs ▼ /[]	X- 🖊 🏓		🌰 🛛 📀 🕜 3,7	794,950ns + 0										] Tir	ne: 🖇 🚽 🛛 975,000,000fs :	1.2 ] + ;	- 60 8 Ff
×⊙	Baseline = 1,212,500,000fs Cursor-Baseline = -237,500,000fs		TimeA = 975 000 000fe													Baseline	= 1,212,500,000	fs
Ì	Name 🔻	Cursor 🔻	980,000,000fs	1,000,000,000fs	1,020	,000,000fs	1,040,000,000fs	: U	060,000,000fs	1,080,00	D,000fs	1,100,000,000fs	s 1,120,000,000fs	1,140,000,000fs	1,160,000,000fs	1,180,000,000fs	1,200,000,00	
P		0																
Ð		1																
		0																
	⊞ <b>-⊊</b> new_value	'h 000000▶	00000000	0820C01A		00000000												
	⊞¶ata_encode	'h 000000▶	00000000		0820C01A		08200018		08200010		08200000		08208000	08200000	08000000	0000000		
	⊞ ∎ data_encode_actual	'h 7FFFFF≯	7FFFFFFF		FFFFFFFD		FFFFFFF7		FFFFFFFFFF		FFFFBFFF		FFFF7FFF	FFDFFFFF	F7FFFFFF	7FFFFFF		
	⊞ <sup>7</sup> a• data_encode_next	'h 000000▶	0000000		0820C018		0820C010		0820000		08208000		08200000	0800000	00000000			
	⊞ <sup>7</sup> ≣- hit_address	'h 1F	lF		01		03		04		OE		OF	15	(1B	) 1 F		
	⊕	'd 31	31		1		3		4		14		15	21	27	31		
	data_encode_next_is_0	1																
		0																
	write_data_word	0																
																		-
			<u>•</u> ,,,				1,000,000,000,000,00	10				2,000,000,000,0			3,000,000,000,000	3,794	950,000,000fs	<u> </u>
୍ଞ																	U objects sel	scted

]7										
Sea	rch Names: Signal 🔻 📃	] 🛝 🛝 🛛	Search Times: Value 🔻		<b>X</b>					
] <b>[</b> x <sub>2</sub>	TimeA 💌 = 975,000,000 💌 fs 💌 1	***		رو 👀 📀 🌘	794,950ns + 0					
× () Q	Baseline = 1,212,500,000fs Cursor-Baseline = -237,500,000fs	-	TimeA = 975,000,000fs	11 000 000 000	11 000	000 000/	11 0 40 000 0	99 <b>/</b>  1		11 00
1	Name  Cursor		980,000,0001s		s <u>1,020</u>	,000,000ts	1,040,000,0	UUts [1, 1		. 11,08
H	r→ clk	0								
P	···· <b>→</b> Σ reset_i	1								
	<b>&gt;</b> new_value_available	0								
	🕀 🛶 🙀 new_value	'h 000000▶	0000000	0820C01A		(0000000				
	⊞ <b>%</b> data_encode	'h 000000▶	0000000		0820C01A		0820C018		0820C010	
	⊕	'h 7FFFFF≯	7FFFFFFF		FFFFFFFD		FFFFFFF7		FFFFFFFF	
	⊞	'h 000000≯	0000000		0820C018		0820C010		0820000	
	⊕	'h lF	1F		01		03		04	
	⊕	'd 31	31		1		Дз		4	
		1								
		o								
	write_data_word	o								
J							1,000,000,00	0,000		
0										

#### 

#### 🕜 3,794,950ns + 0

1,000fs  1,020		,000,000fs	1,040,000,000fs  1,0		060,000,000fs	60,000,000fs  1,080,000		0,000fs  1,100,000,000fs		),000,000fs	1,140,000,000fs	
1A		00000000										
	0820C01A		0820C018		08200010		0820000		08208000		08200000	
	FFFFFFD		FFFFFFF7		FFFFFFFF		FFFFBFFF		FFFF7FFF		FFDFFFFF	F
	0820C018		0820C010		0820000		08208000		08200000		08000000	χοι
	01		03		04		OE		OF		15	11
	1 (3			4		14		15		21	) 2'	
			4 000 000 000	000					200			
			1,000,000,000	0,000				2,000,000,000,0				3,00

Posi	tion	de	coc	ler	– pr	ior	ity	enc	od	<b>e</b> r
							]	🕂 Send To:	0, 🚟 🗄	) 📰 🌄 🗐
								Time: 3 🔁 97	5,000,000fs : 1	2 <b>.</b>
									Baseline =	= 1,212,500,000fs
1,060,000,000fs 1,080,00	0,000fs  1,1	100,000,000fs	1,120,	.000,000fs	1,140,000,0006	s  1,1	60,000,000fs	1,180,00	0,000fs	1,200,000,00
0820C010	0820C000	X	08208000		08200000	)	08000000		00000000	
FFFFFFFF	FFFFBFFF	X	FFFF7FFF		FFDFFFFF	)	F7FFFFFF		7FFFFFFF	
	08208000	X	08200000		<u>108000000</u>		00000000			
(04	(OE	Å	OF		<u>15</u> Ver	ĭ	18		(1F	
	14	۸۸	15		<u></u>	۸۱	27		31	
										•
	. 2,0	0,000,000,000,0	00			3,	00,000,000,000	00	3,794,9	950,000,000fs 🕨
										0 objects selected

#### Shift register & counter (case) Result in an FPGA from 2002: (Altera EP20k200FC484-3) 50 with case cut of 8320 logic elements 44 registers

11% (41/376) of pins

9.1 ns (109.9 MHz) position\_count-> data\_encode

- tco: 7.0 ns: data\_word\_reg -> data\_word
- tsu: 6.3 ns: new\_value\_available -> data\_encode

#### Position decoder – priority encoder



Priority encoder Result in an FPGA from 2002: (Altera EP20k200FC484-3) 172 (out of 8320) logic elements 33 registers addressDecoder: 16 prior32: 54 11% (41/376) of pins 20.8 ns (48.0 MHz) data\_encode -> state\_encoding tco: 17.1 ns:data\_encode -> data\_word tsu: 14.9 ns:new\_value -> state\_encoding

#### • Task fulfilled?

- Many logic cells - FPGA Timing constraints fulfilled User requirements fulfilled? - Processing per 32 bit line takes: • numbHits per line \* 25 ns = ? Data comes each 100 ns -> one out of 2560 32 bit line Decoding time for all lines is: 2560 \* ? ns => ? ms • Within ? ms => ? data lines arrive – input FIFO would need to be at least ? \* 32 bit deep • During ? ms no other trigger acquisition can take place – dead time => max trigger rate: ? Hz **User requirements fulfilled ?** 

#### • Task fulfilled?

- Physics simulation:
  - max 2% of all pixels will be hit in one acquisition
- User requirements fulfilled?
  - Processing per 32 bit line takes:
    - (numbHits per line) \* 25 ns = (32 \* 0.02) \* 25 ns = <25 ns
    - Data comes each 100 ns -> one out of 2560 32 bit line
    - One line with up to 4 hits can be decoded before the next line arrives
    - Input FIFO of 1000 \* 32 bits implemented to buffer statistical fluctuations or calibration sequences
    - Dead time defined by transmission of data stream
      - 2560 lines each 100 ns => 256 µs => 3900 Hz
      - dead time => max trigger rate: 3900 Hz
- User requirements fulfilled: yes

- User requirements fulfilled: yes
- Can we do better?
- Can we do faster or with less logic?
- Do we know something which the synthesizer does not know?

```
library ieee;
use ieee.std logic 1164.all;
entity prior32 is
                 :in std_logic_vector (31 downto 0);
port ( inp
                 :out std_logic_vector (4 downto 0));
        code
end prior32;
architecture behavioral0 of prior32 is
--prior32
            ***********************************
__ *******
begin
process (inp)
begin
  if
         (inp(0) = '1') then
                                code <= "00000";
   elsif (inp(1) = '1') then
                                code <= "00001";
                                code <= "00010";
   elsif (inp(2) = '1') then
   elsif (inp(3) = '1') then
                                code <= "00011"
   elsif (inp(4) = '1') then
                                code <= "00100"
   elsif (inp(5) = '1') then
                                code <= "00101":
   elsif (inp(6) = '1') then
                                code <= "00110"
   elsif (inp(7) = '1') then
                                code <= "00111"
   elsif (inp(8) = '1') then
                                code <= "01000":
   elsif (inp(9) = '1') then
                                code <= "01001"
                                code <= "01010"
   elsif (inp(10) = '1') then
   elsif (inp(11) = '1') then
                                code <= "01011":
   elsif (inp(12) = '1') then
                                code <= "01100"
   elsif (inp(13) = '1') then
                                code <= "01101"
   elsif (inp(14) = '1') then
                                code <= "01110":
   elsif(inp(15) = '1')
                                code <= "01111"
                        then
                                code <= "10000"
   elsif (inp(16) = '1')
                        then
   elsif (inp(17) = '1') then
                                code <= "10001":
   elsif (inp(18) = '1') then
                                code <= "10010"
   elsif (inp(19) = '1') then
                                code <= "10011"
   elsif (inp(20) = '1') then
                                code <= "10100";
   elsif(inp(21) = '1')
                        then
                                code <= "10101"
   elsif(inp(22) = '1')
                                code <= "10110"
                        then
   elsif (inp(23) = '1') then
                                code <= "10111";
   elsif (inp(24) = '1') then
                                code <= "11000";
                                code <= "11001"
   elsif (inp(25) = '1') then
   elsif (inp(26) = '1') then
                                code <= "11010";
   elsif (inp(27) = '1') then
                                code <= "11011"
   elsif (inp(28) = '1') then
                                code <= "11100"
   elsif (inp(29) = '1') then
                                code <= "11101";
   elsif (inp(30) = '1') then
                                code <= "11110";
                                code <= "11111"
   elsif (inp(31) = '1') then
                                code <= "11111";
   else
end if;
```

end process;

end behavioral0;

architect signal co signal co signal co signal co signal co signal co signal co signal co signal co	cure behavioral1 code0:std_logiode1:std_logiode2:std_logiode3:std_logiode4:std_logiode5:std_logiode6:std_logiode6:std_logiode7:std_logi	of prior32 is ic_vector (2 downto 0); ic_vector (2 downto 0);
process ( begin if elsif elsif elsif else end if	<pre>(inp)  (inp(0) = '1') th  (inp(1) = '1') th  (inp(2) = '1') th  (inp(3) = '1') th f;</pre>	hen code0 ⇐ "000"; hen code0 ⇐ "001"; hen code0 ⇐ "010"; hen code0 ⇐ "011"; code0 ⇐ "100";
if elsif elsif elsif else end if	<pre>(inp(4) = '1') th (inp(5) = '1') th (inp(6) = '1') th (inp(7) = '1') th</pre>	hen code1 ⇐ "000"; hen code1 ⇐ "001"; hen code1 ⇐ "010"; hen code1 ⇐ "011"; code1 ⇐ "100";
if elsif elsif elsif else end if	(inp(8) = '1') th (inp(9) = '1') th (inp(10) = '1') t (inp(11) = '1') t f;	hen       code2 ⇐       "000";         hen       code2 ⇐       "001";         then       code2 ⇐       "010";         then       code2 ⇐       "011";         code2 ⇐       "010";
if elsif elsif elsif else end if	(inp(12) = '1') t (inp(13) = '1') t (inp(14) = '1') t (inp(15) = '1') t	then       code3 ⇐ "000";         then       code3 ⇐ "001";         then       code3 ⇐ "010";         then       code3 ⇐ "011";         code3 ⇐ "100";
if elsif elsif elsif else end if	<pre>(inp(16) = '1') t (inp(17) = '1') t (inp(18) = '1') t (inp(18) = '1') t (inp(19) = '1') t f;</pre>	then $code4 \Leftarrow "000";$ then $code4 \Leftarrow "001";$ then $code4 \Leftarrow "011";$ then $code4 \Leftarrow "011";$ $code4 \Leftarrow "011";$ $code4 \Leftarrow "100";$
if elsif elsif elsif else end if	(inp(20) = '1') t (inp(21) = '1') t (inp(22) = '1') t (inp(23) = '1') t f;	then       code5 ⇐       "000";         then       code5 ⇐       "001";         then       code5 ⇐       "010";         then       code5 ⇐       "011";         code5 ⇐       "010";
if elsif elsif elsif else end if	(inp(24) = '1') t (inp(25) = '1') t (inp(26) = '1') t (inp(27) = '1') t f;	then       code6 ⇐ "000";         then       code6 ⇐ "001";         then       code6 ⇐ "010";         then       code6 ⇐ "011";         code6 ⇐ "100";
if elsif elsif elsif else end if end proce	<pre>(inp(28) = '1') t (inp(29) = '1') t (inp(30) = '1') t (inp(31) = '1') t f; ess;</pre>	then       code7 ⇐ "000";         then       code7 ⇐ "001";         then       code7 ⇐ "010";         code7 ⇐ "011";       code7 ⇐ "100";

```
process (code0, code1, code2, code3, code4, code5, code6, code7)
begin
   if (code0(2) = '0') then
       code(4 downto 2) <= "000":
       code(1 \text{ downto } 0) \ll code0(1 \text{ downto } 0);
   elsif(code1(2) = '0') then
      code(4 downto 2) <= "001";
code(1 downto 0) <= code1(1 downto 0);</pre>
   elsif(code2(2) = '0') then
       code(4 downto 2) <= "010";
       code(1 downto 0) <= code2(1 downto 0);
   elsif(code3(2) = '0') then
       code(4 downto 2) <= "011":
       code \{1 \ downto \ 0\} \le code \{1 \ downto \ 0\};\
   elsif (code4(2) = '0') then
       code(4 downto 2) <= "100";
       code(1 \text{ downto } 0) \ll code(1 \text{ downto } 0);
   elsif(code5(2) = '0') then
       code(4 downto 2) <= "101";
       code(1 downto 0)
                           \leftarrow code5(1 downto 0);
   elsif(code 6(2) = '0') then
       code(4 downto 2) <= "110";
       code(1 \ downto \ 0) <= code(1 \ downto \ 0);
   elsif(code7(2) = '0') then
       code(4 downto 2) <= "111";
       code(1 \text{ downto } 0) \iff code7(1 \text{ downto } 0);
                          <= "111111":
   else code
   end if;
end process;
```

- Knowledge of implementation in target technology is important
- Knowledge of what the synthesizer is doing is important

# Clock domains – multiple FPGA design

## **Clock distribution: multiple FPGAs**



## **Clock distribution: multiple FPGAs**



## **Clock distribution**



#### clock distribution/t<sub>co</sub> & t<sub>s</sub> /0-> 1



## **Clock distribution**



#### clock distribution/t<sub>co</sub> & t<sub>s</sub> /1-> 0



## **Clock distribution**



### clock distribution/slow output 0->1



## clock distribution/fast output 0->1



## **Clock distribution**



## clock distribution/fast output 1-> 0



### clock distribution/slow output 1-> 0



## Constraints

- Fulfilling FPGA internal constraints is not sufficient.
- Perform system simulations
- Logic can be too fast



- Data (20 bits) every \* 100 ns
- collision -> L0 (1µs)
- collision -> L2y or L2n (100 μs)



- Data (20 bits) every \* 100 ns
- collision -> L0 (1µs)
- collision -> L2y or L2n (100 μs)

#### • Options:

Data pipeline with FIFO based on shift registers
@ 10 MHz
20 bits \* 100 µs / 100 ns
20 bits \* 1000
= 20 000 bits

Data pipeline with FIFO with shift registers
 @ 10 MHz
 20 bits \* 1000 = 20 000 bits



 Data pipeline with FIFO based on dual port RAM @ 10 MHz
 20 bits \* 1000 = 20 000 bits



FPGAs have RAM cells in addition to logic blocks



```
🖻 🗇 🗇 📉 Fastor_extractor.vhd – /Volumes/akluge/cadence/spd/spd_rxcard/link_rx_card_2004_pascal/verilog_files/V25/verilog_altera/fasto
File Edit Search Preferences Shell Macro Windows
                                                                                                            Holp
nce/spc/spd_ixcard/link_ix_card_2004_pasca/verlog_fles/v25/verlog_altera/fastor/fastor_extractor.vhd 4060_cytes_L;--- C;---
library ises;
use ieee.std Logic 1164.all:
use icco.numeric std.all;
entity fife faster is
generic (fito_dspth
                             integer;
           fifo ptr width :integer;
           fifo_width : integer
           ):
port ( reset 1
                          :in std logic;
        clk
                          : in std_logic;
        write
                          in std_logic,
         resc
                          :in std_logic;
                          :in std_logic_vector (fife width-1 downto 0);
         data in
                          :out std_logic_vector (fife_width-1 downto 0);
:in unsigned (fife_str_width-1 downto 0);
        data_out
        delay
         onchle
                          :in std_logic
end fifo_fastor;
architecture behavioral of fito_foster is
Lype men_+rray is array (integer range <>) of std_logic_vector(filo_width - 1 downto 0);
signal mem : mem_array(0 to (fife_depth-1) ); -- synthesis syn_remotyle = "BLOCK_R/N"
attribute syn remstyle : string;
attribute syn remstyle of mem : signal is "BLOCK_B&W';
signal road pointer :unsigned (fife ptr width-1 downto 0);
signal write_pointer :unsigned (fife_ptr_width-1 downto 0);
begin
process (plk, reset_i)
begin
if (alk event and alk = 1') then
   if (write = '0') then
       mem(=o_:nteger(write_printer))
                                                   \ll (others \Rightarrow (10^{+});
    elsif (enable = 1') then
   mom(to integer(write pointer))
end if;
                                                   <= data in;
end if
if (alk event and alk = 1^{\circ}) then
   if (enable = '1 ) then
                                     rem(to_integer(resd_pointer));
       dat=_out
   end if;
end if;
if (lk'event and clk = 1') then
    if (reset_1 = '0 ) then
       write pointer
                                     <= (others => (0^{+});
    write pointer (write for and enable = '1') then
write pointer <= write_pointer + 1;
   end if;
end if;
if (clk'event and clk = 1') then
    if (reset_1 = '0 ) then
     read pointer <= delay;
elsif (read ='' and enable = '1 ) then
      read_pointer
                                    <- read pointer | 1;
   end if;
end 1f;
end process;
end behavioral;
3(1)
```

```
O O X fastor_extractor.vhd - /Volumes/akluge/cadence/spd/spd_rxcard/link_rx_card_2004_pascal/verilog_files/V25/verilog_altera/fastor
File Edit Search Preferences Shell Macro Windows
                                                                                               Help
nce/spd/spd_rxcard/link_rx_card_2004_pascal/verilog_files/V25/verilog_altera/fastor/fastor_extractor.vhd 4060 bytes_L:---_C:---
library ieee:
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity fifo fastor is
generic (fifo depth
                          :integer;
         fifo ptr width :integer;
         fifo width
                          integer
         );
                      :in std_logic;
port ( reset i
                      :in std_logic:
       clk
                      :in std_logic;
       write
                       :in std logic;
       read
                      :in std_logic_vector (fifo width-1 downto 0);
       data in
                      :out std_logic_vector (fifo width-1 downto 0);
       data out
                      :in unsigned (fifo ptr width-1 downto 0);
       delav
       enable
                      :in std_logic
       );
end fifo fastor;
architecture behavioral of fifo fastor is
type mem array is array (integer range <>) of std logic vector(fifo width - 1 downto 0);
signal mem : mem_array(0 to (fifo_depth-1) ); -- synthesis syn_ramstyle = "BLOCK_RAM"
attribute syn ramstyle : string;
attribute syn ramstyle of mem : signal is "BLOCK RAM";
signal read_pointer :unsigned (fifo_ptr_width-1 downto 0);
signal write pointer : unsigned (fifo ptr width-1 downto 0);
begin
process (clk, reset_i)
begin
```

```
signal write pointer : unsigned (fifo ptr width-1 downto 0);
begin
process (clk, reset i)
begin
if (clk'event and clk = '1') then
   if (write = '0') then
      mem(to integer(write pointer)) <= (others => '0');
   elsif (enable = '1') then
      mem(to_integer(write_pointer))
                                      <= data in;
   end if:
end if;
if (clk'event and clk = 1^{1}) then
   if (enable = '1') then
                               <= mem(to integer(read pointer));</pre>
      data out
   end if;
end if;
if (clk'event and clk = 1^{\circ}) then
   if (reset i = (0)) then
                               \ll (others => '0'):
     write pointer
    elsif (write ='1' and enable = '1') then
                               <= write pointer + 1:
      write pointer
   end if:
end if;
if (clk'event and clk = 1^{1}) then
   if (reset i = 0^{\circ}) then
      read pointer
                               <= delav;
    elsif (read ='1' and enable = '1') then
                               <= read pointer + 1;</pre>
      read pointer
   end if:
end if;
end process;
end behavioral;
```

signal read pointer : unsigned (fifo ptr width-1 downto 0);
```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all:
entity fastor extractor is
generic (fifo depth
                        :integer := 16;
         fifo ptr width : integer := 4;
         fifo width
                        :integer := 20
         );
port ( reset i
                         :in std_logic;
                         :in std_logic;
       clk
       fastor0
                        :in std_logic_vector (9 downto 0);
                        :in std_logic_vector (9 downto 0);
       fastor1
       10
                         : in std logic := '0':
                        :in std_logic :='0'
       12y
                         :in std logic :='0'
       12n
       delay 10
                         :in unsigned (3 downto 0) := "1111":
                         :out std_logic_vector (9 downto 0);
       fastor delayed0
                        :out std_logic_vector (9 downto 0);
       fastor delayed1
       enable
                         :in std logic
       );
end fastor extractor;
architecture behavioral of fastor_extractor is
component fifo fastor is
generic (fifo depth
                        integer:
         fifo ptr width : integer;
         fifo width
                        integer
         );
port ( reset i
                         :in std_logic;
       clk
                         :in std_logic;
                        :in std_logic;
       write
                         :in std_logic;
       read
                         :in std_logic_vector (fifo width-1 downto 0);
       data in
                         :out std logic vector (fifo width-1 downto 0);
       data out
       delav
                         : in unsigned (fifo ptr width-1 downto 0);
       enable
                         :in std_logic
       ):
end component;
signal fastor
                         :std_logic_vector (fifo_width-1 downto 0);
                         :std_logic_vector (fifo_width-1 downto 0);
signal fastor 10
signal fastor 12
                         :std logic vector (fifo width-1 downto 0);
signal 12yn
                         std logic;
```

#### begin

```
fastor (19 downto 10) <= fastor1;</pre>
fastor (9 downto 0) <= fastor0;</pre>
                         <= 12y or 12n;
12vn
fastor delaved1
                         <= fastor 12(19 downto 10);</pre>
fastor_delayed0
                         \Leftarrow fastor 12(9 downto 0);
fifo fastor 10: fifo fastor generic map(fifo depth, fifo ptr width, fifo width)
                               port map (reset i,
                                         clk
                                                  => clk.
                                         write => '1',
read => '1',
                                         data in => fastor,
                                         data out => fastor 10.
                                         delay => delay 10,
                                         enable
                                                  => enable
                                         );
fifo fastor 12: fifo fastor generic map(4,2,20)
                               port map (reset i,
                                         clk
                                                  => clk.
                                         write => 10.
                                         read
                                                  => 12vn.
                                         data in => fastor 10.
                                         data out => fastor 12,
                                         delay \Rightarrow (others \Rightarrow '0'),
                                         enable => enable
                                         );
end behavioral;
```

Baseline = 384,525ns																	-	
Cursor-Baseline = -19,600ns	TimeA - 204 02Ene																Baseline	= 384,525ns
Name 🔻	365,000ns 366,000ns	367,000ns  36	68,000ns   369,000r	s 370,000ns	371,000ns	372,000ns	373,000ns	374,000ns	375,000ns	376,000ns	377,000ns	378,000ns	379,000ns	380,000ns	381,000ns	382,000ns	383,000ns	384,0▶
→T clk																		
<b>&gt;</b> enable																		
⊕∜ <u>n</u> - fastor	00• \\\00000						()(000	00										
<b>-</b> 12yn																		
⊞¶aread_pointer	000000000000000000000000000000000000000	000000000000000000000000000000000000000	)00000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000	0000000000	0000000000	000000000	2000000000	0000000000	0000000000	0000000000	0000000000	000000000	00000000
⊞∜ <mark>a</mark> • write_pointer	000000000000000000000000000000000000000	000000000000000000000000000000000000000	)00000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000	0000000000	0000000000000	0000000000	000000000000000000000000000000000000000	0000000000	0000000000	000000000	000000000000	000000000000000000000000000000000000000	00000000
⊞ <sup>4</sup> fa• fastor_10	00000	<u>))</u> 00000							00000									
⊞∜a• write_pointer	0	<u>)</u> 1							2									
⊞ 👍 read_pointer	0														(1			2
⊞ • fastor_l2	00000	55555													AA	AAA		0000
		-																



Baseline = 367,150ns																				
Cursor-Baseline = -1937.5ns	Time A DOG	5 010 5																	Baseline =	367,150ns
Name 🔻	65,200ns	365,300ns	365,400ns	365,500ns	365,600ns	365,700ns	365,800ns	365,900ns	366,000ns	366,100ns	366,200ns	366,300ns	366,400ns	366,500ns	366,600ns	366,700ns	366,800ns	366,900ns	367,000ns	367,1►
													TTTT							
⊕ <sup>g</sup> rastor	00000	55555	00000																	
																			1	
I2yn																				
⊞ <b>∜≣</b> ⊷ read_pointer	2	3	4	(5	(6	7	8	9	A	В	C	D	E	F	<u>)</u> 0	1	2	3	4	5
œ	1	2	<u>(</u> 3	4	<u>)</u> 5	<u>(</u> 6	7	8	<u>)</u> 9	A	В	C	D	E	F	χo	1	2	<u>)</u> (3	4
⊞ <sup>g</sup> ar fastor_10	00000																	55555	00000	
œ	0																		1	
⊞ <b>€</b> read_pointer	0																			
	00000																			55555

Dat	a se	lecti	on a	nd d	elay	
Baseline = 367,150ns						
Cursor-Baseline = -1937.5ns	TimeA = 205 1	HO Ena				
Name 🔻	35,200ns	365,300ns	365,400ns	365,500ns	365,600ns	365,700ns
<mark>≫</mark> clk						
🗄 🌆 - fastor	00000	55555	00000			
<b></b> - 12yn						
	2	(3	4	5	6	(7
⊞ <b>∜</b> ∎• write_pointer	1	2	(3	(4	(5	6
⊞% <b>⊡</b> • fastor_I0	00000					
⊕ <b>∜</b> <u>n</u> • write_pointer	0					
	0					
⊞ <b>∿⊡</b> • fastor_l2	00000					

	Data	sele	ctio	n an	d de	ay	
						Baseline = 36	67,150ns
366,400ns	366,500ns	366,600ns	366,700ns	366,800ns	366,900ns	367,000ns	367,1▶
E	F	χο	<u>)(1</u>	2	χ3	4	) 5
D	E	F	)(o	1	2	)(3	4
					55555	00000	
						1	
							55555

Baseline = 384,500ns			D F 004 500
Cursor-Baseline = -17,725ns	TimeA - 900 775m		Baseline = 384,500ns
Name 🔻	Trileg = 360,7701s  367,000ns  368,000ns  369,000ns  370,000ns  371,000ns  372,000ns  373,000ns  374,000ns  375,000ns  376,000ns  377,000ns  378,000ns  379,000ns  380,000ns  381,000	ns   382,000ns   38	33,000ns   384,00
<b>&gt;</b> Σ clk			
⊕∜ <b>a</b> • fastor	00000 🔍 🗘 00000		
- <del>-</del>			
<b>4</b> 12yn			
⊞ <b>∿a</b> • read_pointer		000000000000000000000000000000000000000	000000000000000000000000000000000000000
⊕∜ <b>⊊.</b> write_pointer		000000000000000000000000000000000000000	000000000000000000000000000000000000000
⊕¶astor_10	►)(00000 )(00000		
⊕∜ <b>⊊.</b> write_pointer	0 (1 (2		
⊕ ••• read_pointer	0	1	<u>)</u> 2
	00 <b>≻ )</b> \$55555	Алала	0000

Baseline = 384,500nsCursor-Baseline = -17,72Name 🔻 erre 🚽 ciki ----- enable 🗄 ---- 🚛 - fastor, .....<mark>-></mark>7 IN ----- I2yn 🗄 📲 read\_pointer 😟 📲 write\_pointer 🕀----<sup>4</sup>🗖 fastor\_10. 😟 📲 🖬 🗄 🗄 🕀 🗤 🖬 read\_pointer 🗄 🔤 🗖 fastor\_l2,

367,000ns	368,000ns		369,000r	IS	370,000	Ins	371,000ns
00000							
	·	M				YYYY	
	0000000		00000		000000	0000	
000000000000000000000000000000000000000	X0000000 X0000000	0000	)))))))) )))))))))	0000	000000	XXXXXX XXXXXX	
0000000000000000000000000000000000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0000	XXXXXX XXXXXXX	0000	000000	XXXXXX XXXXXX	00000000
<pre>&gt;</pre>	XXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXX		)))))))) ))))))))	0000	0000000	XXXXX XXXXX	000000000000000000000000000000000000000
0000000000000000000000000000000000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		)))))))) )))))))))	0000		XXXXXX XXXXXX	00000000



375,000ns	376,000ns	377,000ns	378,000ns	379,000ns	380,000ns	381,000ns
0000000000	0000000000	0000000000	0000000000	0000000000	000000000000000000000000000000000000000	000000000
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0000000000	00000000000	0000000000	0000000000	000000000	000000000
()(00000						
2						
						1

Baseline = 384,500ns

378,000ns	379,000ns	380,000ns	381,000ns	382,000ns	383,000ns	384,00
						1
000000000000000000000000000000000000000	000000000000000000000000000000000000000	20000000000	000000000	00000000000000000	00000000000000000	XXXXX
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000000000	00000000000	000000000000000000000000000000000000000	00000
			1			2
				AAAA		0000



# System level simulation

### 3 x



- 60 ASICs: simplified behavioral
- 40 ASICs: full behavioral
- 5 FPGA: full behavioral
- 7 SRAMs: full behavioral
- 4 PCBs

## Conclusion

- What happens if we have speed problems:
  - Often because of inadequate logic architecture/coding style
    - evaluate logic architecture
    - rewrite HDL code to adapt structure to better data throughput
    - insert pipeline structure often one clock cycle more latency does not matter
    - Understand the specifications
    - look for systematics which can help to simplify logic
    - adapt architecture and schematics/code
    - only then optimize placing & routing

## Conclusion

- What happens if we have speed problems:
  - Often because of components too small and routing congestion
    - timing constraints
    - Routing constraint placement constraint
    - Use bigger/faster component

## Conclusion

- FPGA application at CERN
  - data selection/trigger (muon track finder trigger)
  - data processing (pixel detector)
- Design cycle
- Defining Specifications
- Clock domains
- Data delay