## **Table of contents**

Гhursday 26 June 2008	
-----------------------	--

## First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

## Thursday 26 June 2008

<u>Laboratory Session. Synthesis, Pos-Synthesis Simulation and Implementation in the FPGA</u>

<u>Development Platform (cont)</u> (15:00-16:00)

time title			presenter
		Laboratory Session. Synthesis, Pos-Synthesis Simulation and Implementation in the FPGA Development Platform (cont)	MARIA LIZ CRESPO