

Table of contents

Friday 27 June 2008	1
---------------------------	---

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Friday 27 June 2008

Digital Signal Processing I (11:00-13:00)

time	title	presenter
11:00	Digital Signal Processing I	MARCELO MAGNASCO