

Table of contents

Monday 30 June 2008	1
---------------------------	---

First ICTP Regional Microelectronics Workshop and Training on VHDL for Hardware Synthesis and FPGA Design in Asia-Pacific | (smr 1977)

Monday 30 June 2008

Laboratory Session. Implementation in the FPGA Development Platform. Bidirectional Parallel Port Communication. (12:00-13:00)

time	title	presenter
12:00	Laboratory Session. Implementation in the FPGA Development Platform. Bidirectional Parallel Port Communication.	MARIA LIZ CRESPO