Satellite Navigation Science and Technology for Africa

23 March - 9 April, 2009

Introduction to GPS Receiver Design Principles
(Part 4)

Ward Phillip, W.

Navward

U.S.A
Session IV
Carrier tracking loop design

- Generic GPS receiver carrier tracking loop block diagram
- Phase lock loops
- I,Q diagram depicting true PLL phase error
- Frequency lock loops
- I,Q diagram depicting true frequency error
Generic GPS receiver carrier tracking loop block diagram

- Carrier tracking loop description spread out over several block diagrams
  - Carrier synthesis hardware
  - Carrier then code wipe-off hardware
  - Predetection integration hardware
  - Baseband software
    - Carrier loop discriminator and filter
- Discriminator defines carrier loop type
  - Phase or frequency lock loop (PLL or FLL)
Carrier tracking loops

The description of the carrier tracking loop has been spread out over several block diagrams. These consist of the carrier wipe-off hardware, the code wipe-off hardware, the predetection integration hardware (some additional predetection integration may take place in the software), the baseband software which consists of the carrier loop discriminator and the carrier loop filter and finally the carrier synthesis hardware, which consists of the carrier NCO and the sine and cosine map functions. All of the component parts of the carrier tracking loop are shown in the next figure.

The carrier loop discriminator defines the type of carrier tracking loop as a PLL, a Costas PLL (which is a PLL discriminator that tolerates the presence of data modulation on the baseband signal), or a frequency lock loop (FLL). The PLL and the Costas loops are the most accurate but are more sensitive to dynamic stress than the FLL. The PLL and Costas loop discriminators produce phase errors at their outputs. The FLL discriminator produces a frequency error. Because of this, there is also a difference in the architecture of the loop filter, described in Part II. There is an additional integration in the FLL versus the PLL filter for the same loop filter order.
Generic GPS receiver carrier tracking loop block diagram
Baseband components of GPS carrier tracking loop (PLL, FLL)
Designing PLL carrier tracking loop discriminators

- Phase lock loop (PLL) discriminators
- Common phase lock loop discriminators
- Comparison of PLL discriminators
- I,Q diagram depicting true PLL phase error
## Common phase lock loop discriminators

<table>
<thead>
<tr>
<th>Discriminator algorithm</th>
<th>Output phase error</th>
<th>Characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sign ($I_{PS}^*$)$Q_{PS}$</td>
<td>$\sin (\phi)$</td>
<td>Decision directed Costas. Near optimal at high SNR. Slope proportional to signal amplitude $A$. Least computational burden.</td>
</tr>
<tr>
<td>$I_{PS}^*$$Q_{PS}$</td>
<td>$\sin (2\phi)$</td>
<td>Costas. Near optimal at low SNR. Slope proportional to signal amplitude squared $A^2$. Moderate computational burden.</td>
</tr>
<tr>
<td>$Q_{PS}/I_{PS}$</td>
<td>$\tan (\phi)$</td>
<td>Suboptimal but good at high and low SNR. Slope not signal amplitude dependent. Higher computational burden and must check for divide by zero error near ± 90 degrees.</td>
</tr>
<tr>
<td>ATAN ($Q_{PS}/I_{PS}$)</td>
<td>$\phi$</td>
<td>Two-quadrant arctangent. Optimal (maximum likelihood estimator) at high and low SNR. Slope not signal amplitude dependent. Highest computational burden.</td>
</tr>
<tr>
<td>ATAN2 ($Q_{PS}$, $I_{PS}$)</td>
<td>$\phi$</td>
<td>Four-quadrant arctangent. Optimal (maximum likelihood estimator) at high and low SNR. Slope not signal amplitude dependent. Highest computational burden.</td>
</tr>
</tbody>
</table>

(First four are data insensitive. Last is pure PLL)
Comparison of PLL discriminators

The input/output relationships of the four PLL discriminators that are insensitive to data transitions in the previous table are plotted below. The true input error in degrees is plotted as the abscissa and the discriminator output error is plotted as the ordinate. Note that the output of all these discriminators repeat every 180 degrees (1/2 cycle). The ATAN2 four-quadrant pure PLL discriminator input/output characteristic looks like the two-quadrant ATAN discriminator input/output characteristic, except that it repeats every 360 degrees (cycle). Therefore both its input and output range are doubled. Because the input error range is double the ATAN2 discriminator, the pure PLL discriminator has 6 dB more noise error tolerance.

The ideal input/output relationship is linear. Therefore, only the ATAN discriminator is optimal. All of the others are simply approximations to minimize the computational burden. As a result, their discriminator performance is suboptimal. Their advantages and limitations are summarized in the table below.
Comparison of PLL discriminators
PLL I, Q phasor diagram: Phase error between replica carrier and incoming carrier

True phase error = $\phi$

Phase ambiguity due to data bit transition

Phase ambiguity due to data bit transition
I,Q “fuzz ball” of PLL signal with data plus noise
Pure phase lock loops

- Pure PLL discriminator provides 6 dB improvement but cannot be used with C/A or P(Y) code
  - 50 Hz data requires data insensitive PLL discriminator
  - Pure PLL can be used for data-less L2 P(Y) code, but this SV mode not likely to be turned on by Control Segment

- Data wipeoff can provide short term pure PLL mode – a hold on by your teeth mode (HOBYT)
  - Receiver reads full navigation message after 25 iterations of the five subframes
  - Requires 12.5 minutes - thereafter, data wipeoff works until SV message changes
  - Alternative: navigation message provided by external source
Designing FLL carrier tracking loop discriminators

- Frequency lock loop (FLL) discriminators
- Common FLL discriminators
- Comparison of FLL discriminators
- I,Q diagram depicting true frequency error
Frequency lock loops (FLLs)

- FLLs replicate frequency of SV carrier
- Also called automatic frequency control (AFC) loops
- GPS FLLs must be insensitive to 180-degree reversals in I and Q signals
- Sample times of I and Q signals should not straddle data bit transitions
- Receiver does not know phase of data transition boundaries during initial signal acquisition - FLL is less sensitive than PLL
Common frequency lock loop discriminators

<table>
<thead>
<tr>
<th>Discriminator algorithm</th>
<th>Output frequency error</th>
<th>Characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\frac{\text{sign}(\text{dot}) \times \text{cross}}{t_2 - t_1}$</td>
<td>$\frac{\sin \left[ 2(\phi_2 - \phi_1) \right]}{t_2 - t_1}$</td>
<td>Near optimal at high SNR. Slope proportional to signal amplitude $A$. Moderate computational burden.</td>
</tr>
<tr>
<td>$\frac{\text{dot} = I_{P_1}^*Q_{P_2} + Q_{P_1}^*I_{P_2}}{\text{cross} = I_{P_1}^*Q_{P_2} - I_{P_2}^*Q_{P_1}}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\frac{\text{cross}}{t_2 - t_1}$</td>
<td>$\frac{\sin(\phi_2 - \phi_1)}{t_2 - t_1}$</td>
<td>Near optimal at low SNR. Slope proportional to signal amplitude squared $A^2$. Least computational burden.</td>
</tr>
<tr>
<td>$\frac{\text{ATAN2(cross, dot)}}{(t_2 - t_1)360}$</td>
<td>$\frac{\phi_2 - \phi_1}{(t_2 - t_1)360}$</td>
<td>Four-quadrant arctangent. Maximum likelihood estimator. Optimal at high and low SNR. Slope not signal amplitude dependent. Highest computational burden.</td>
</tr>
</tbody>
</table>
Comparison of FLL discriminators

(A) 5-millisecond predetection integration time

(B) 10-millisecond predetection integration time
FLL I, Q phasor diagram: frequency error between replica carrier and incoming carrier

No frequency ambiguity due to data bit transition (unless samples are split)

True frequency error \( \frac{\phi_2 - \phi_1}{t_2 - t_1} \)
Session V