

Advanced Training Course on FPGA Design and VHDL for Hardware
Simulation and Synthesis | (smr 2065)

Contribution ID : 12

Type : **not specified**

Digital Design III (more complex elements: RAM, ROM, buses, pipeline concept, etc)

Wednesday, 28 October 2009 09:30 (1:00)

Content

Summary

Primary author(s) : P. BAZARGAN-SABET

Presenter(s) : P. BAZARGAN-SABET

Session Classification : Digital Design III (more complex elements: RAM, ROM, buses, pipeline concept, etc)