## **Table of contents**

Wednesday 28 October 2009		
---------------------------	--	--

## Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis | (smr 2065)

## Wednesday 28 October 2009

<u>Digital Design III (more complex elements: RAM, ROM, buses, pipeline concept, etc)</u> - Adriatico Guest House Kastler Lecture Hall (09:30-10:30)

time	title	presenter
09:30	Digital Design III (more complex elements: RAM, ROM, buses, pipeline concept, etc)	P. BAZARGAN-SABET