



2065-20

Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis

26 October - 20 November, 2009

Introduction to SoC Design

Nizar Abdallah ACTEL Corp. 2061 Stierlin Court Mountain View CA 94043-4655 U.S.A.



Introduction to SoC Design

Actel Corporation © 2009

Agenda

- Overview
- ARM Cortex-M1 Architecture
- Cortex-M1 Instruction Set
- Actel's Cortex-M1
- System-on-Chip and SmartDesign
- Testing
- Cortex-M1 Development Tools
- Reference





Overview

Actel Corporation © 2009

SoC Definition

- What exactly is SoC?
 - Entire system built on a single piece of silicon
 - Includes a processor, memory, DSP Cores, IO devices, interfaces to external circuitry, and custom IPs as Verilog or VHDL modules
 - SoC designs primarily used in embedded applications
- SoC design brings a new level of complexity to IC design
 - Cost to develop is very high
 - Large and complex IP from many diverse sources
 - "Black box" view of IP (cannot change or "see" details)
 - Lack of existing interface standards
 - Fairly complex SW running on an on-chip CPU
 - Integration, performance, and power are crucial
 - Mixed signal (analog & digital) circuitry




Embedded System Definition

- A dedicated computer hardware with software designed to solve a specific problem
- Uses "hidden" microprocessors from 8bit MC to 64-bit MP
- Some RAM or ROM is required; Flash commonly used
- ...and a mix of Timers, Interrupt controller, UARTs, GPIO, DMA controllers, Real time clock, LCD controller...
- Embedded system software divided into operating software and application software



Embedded System Diagram





Embedded System Design Constraints

- Cost
- Memory
- Power
- Real-time Response
- Performance
- System Size
- Reliability
- Time-to-Market




Embedded System Classification

- Little or no custom hardware design
 - Time-to-market requirement
 - Use high integration microprocessor or off the shelf boards
- A lot of custom hardware SoB design
 - High performance requirements
 - High performance microprocessor (PowerPC, MIPS chips)
 - Large custom logic on boards (FPGA, ASIC)
 - Even maybe multiple boards...
- A lot of custom hardware SoB design
 - Small size and low-power requirements
 - One or more microprocessors on a chip
 - IPs such as ARM or MIPS
 - Cost to develop is very high
 - Consumer electronics: MP3, digital cameras...



Embedded System Design Process





Embedded System Design Process

Requirements

- Product specifications
- Required features and functionalities
- System Architecture
 - Defines major blocs and functions
 - Interfaces, bus structure, HW & SW functionalities
 - Simulation, SW, and Spreadsheet to define best architecture
 - How many packet/sec can this router handle?
- Microprocessor selection
 - One of the most difficult tasks
 - Perf, cost, power, SW dev. Tools, legacy SW, RTOS, Sim models...



Embedded System Design Process

- Hardware Design
 - Important data to the SW team
 - CPU address map, Register definition for all SW programmable registers
- Software Design
 - Boot code
 - Hardware diagnostics, device drivers, Application software
 - RTOS
- Hardware & Software integration
- Verification and Validation



Example1: Embedded System

- In order to test the hardware, a Cordic algorithm is to be implemented. This algorithm calculates the sine and cosine functions of a given number. Such a number is to be entered over the UART interface through a Hyper-Terminal or some similar program on a PC.
- The first action of the main program will initialize the UART. Then some text is to be output over the UART, following which the program would wait for input from the user. Such input would first be checked for any errors, before being formatted as a fixed point number, with 8 bits before and 24 bits after the decimal point, and passed on to the function that implemented the Cordic algorithm.
- The result of the calculation are to be transformed back into strings and output over the UART.





Introduction to Cortex-M1

Actel Corporation © 2009

Agenda

- Overview
- ARM Cortex-M1 Architecture
- Cortex-M1 Instruction Set
- Actel's Cortex-M1
- System-on-Chip and SmartDesign
- Testing
- Cortex-M1 Development Tools
- Reference





Overview

Actel Corporation © 2009

ARM History

- First ARM Processor Developed in Mid-eighties
 - Acorn Computers, Limited in Cambridge, England
 - Originally, ARM Stood for Acorn RISC Machine
 - Later Changed to Advanced RISC Machine
- All Major Chip Manufacturers Have Licenses to One or More ARM Cores, more than 100...
 - Analog Devices, Atmel, Cirrus, Fujitsu, IBM, Infineon, Intel, Mitsubishi, Motorola, National Semiconductor, NEC, Philips, Sharp, ST Microelectronics, Texas Instruments, Toshiba ...
- ARM7TDMI Most Popular ARM Core in Embedded Systems
- Business Model
 - License fees for microprocessors and other IP blocks
 - Per-chip royalties on shipments of chips using ARM IP
 - Tools & boards to support development and debugging



ARM Processors

- Established Processors
 - ARM7 (e.g., Actel's CoreMP7), ARM9, ARM11, and Others
- RISC principles: Simplicity and High Instruction Throughput
- New Cortex Processors from ARM
 - Range of Processors which Target Different Markets/Applications
 - Three Cortex Variants:

Series	Market Segment	Instruction Sets Supported
A	Applications – Complex Operating Systems and User Applications	ARM, Thumb and Thumb-2
R	Real-time Systems	ARM, Thumb and Thumb-2
М	Microcontroller – Deeply-embedded Processors for Cost/Power-sensitive Applications	Thumb-2 Only



RISC Processors

World Domination

thru	1994	1995	1996	1997	1998	1999	2000	2001
ARM/StrongARM	2,170	2,100	4,200	9,800	50,400	152,000	414,000	402,000
MIPS	3,254	5,500	19,200	48,000	53,200	57,000	62,800	62,000
Hitachi SH	2,800	14,000	18,300	23,800	2,600	33,000	50,000	45,000
PowerPC	2,090	3,300	4,300	3,800	6,800	8,300	18,800	23,000
Total	30,499	33,830	58,480	98,220	149,080	262,820	556,800	538,860

Merchant RISC Microprocessor Shipments (1000s)

Source: Andrew Allison




ARM's New Processor Family



- Common Architecture across All Cores
- Thumb®-2 Blended 16/32-bit ISA
- Three ARM Cortex Series
 - Applications (A Series)
 - Real-time (R Series)
 - Microcontroller (M Series)
- Cortex-M1 Processor
 - Designed for FPGA Implementation
 - Upward-compatible with Cortex Range

ARM7TDMI (CoreMP7)

• Easy Path to ASIC





ARM Cores

- Hard Macro form
 - Provided as a layout object
 - High performance and small die area
 - Limited portability between different silicon processes
- Soft Macro form
 - Verilog RTL format
 - More flexibility
 - Less performance
 - Most common form today!



Cortex-M1 Next Member of the M Series

- Intended for FPGA Implementation
 - Soft Processor (Implemented in FPGA Fabric)
- Small, Powerful, Highly-optimized, and Configurable
- ARMv6-M Architecture
 - Subset of Thumb-2: All 16-bit Thumb Instructions and Some 32-bit Thumb-2 Instructions
- Delivered as Black Box via SmartDesign



Actel Processor Offerings



Core Size (Tiles) \rightarrow


AMBA: Advanced Microcontoller Bus Architecture

DMIPS: Dhrystone MIPS (Million Instructions Per Second)



Cortex-M1 Overview of Features

- Soft 32-bit IP Core for FPGAs
 - High-frequency, Low-area Design
 - Executes All Existing Thumb® Code
 - ARMv6-M Instruction Set (Thumb2)
 - Nested Vectored Interrupt Controller (NVIC)
- Balance between Size and Speed
 - Operates at up to 62MHz
 - Implemented in as few as 4300 Tiles (A3P / Fusion)
 - Uses Three-stage Pipeline
- Interfaces
 - ARM AMBA® AHB-Lite[™] Interface (Single Master)
 - Separate Data & Instruction Memory Interfaces
 - Debug via JTAG Interface





Cortex-M1 <u>Nested Vectored Interrupt Controller (NVIC)</u>

Name of register	Туре	Address
Interrupt Set Enable Register	R/W	0XE000E100
Interrupt Clear Enable Register	R/W	0XE000E180
Interrupt Set Pending Register	R/W	0XE000E200
Interrupt Clear Pending Register	R/W	0XE000E280
Priority 0 Register	R/W	0XE000E400
Priority 1 Register	R/W	0XE000E404
Priority 2 Register	R/W	0XE000E408
Priority 3 Register	R/W	0XE000E40C
Priority 4 Register	R/W	0XE000E410
Priority 5 Register	R/W	0XE000E414
Priority 6 Register	R/W	0XE000E418
Priority 7 Register	R/W	0XE000E41C

Source: ARM Inc.






Cortex-M1 Architecture

Actel Corporation © 2009


Processor Architectures

von Neumann



One Bus - Program and Data Located in Same Address Space

Harvard





Cortex-M1

Architecture and Memory Organization

- Cortex-M1 is von Neumann Architecture …
 - Linear 32-bit Address Space (4 GB)
 - Only Load, Store, and Swap Instructions Can Access Data from Memory
- Separate Tightly-Coupled Memories Make It 'Slightly Harvard'
 - Separate Instruction and Data TCMs
 - Limited to 1MB (Maximum) Each
- Cortex-M1 Processor Supports Three Data Types
 - Word (32-bit)
 - Half-word (16-bit)
 - Byte (8-bit)
- Data Alignment
 - Words Must Be Aligned to Four-byte Boundaries
 - Half-words Must Be Aligned to Two-byte Boundaries
 - Bytes Can Be Placed on any Byte Boundary
- Supports Both Big- and Little-endian Formats



Cortex-M1

Architecture and Memory Organization

- Historically, Intel uses Little-endian and RISC Big-endian
- ARM allows the user to choose the byte order

DATA[31:0]	Address 3	Address 2	Address 1	Address 0
3	1 24	23 16	15 8	7 0

Little endian byte order

DATA[31:0]	Address 0	Address 1	Address 2	Address 3
3	1 24	23 16	15 8	7 0

Big endian byte order



Cortex-M1

Architecture and Memory Organization

- When data transfers are a full word, the data on the bus is identical for both big-endian and little-endian byte order
- Endianness becomes important for both master and slave when data transfers on the bus are for 1 or 2 bytes
- One of the first questions to always ask for a new design is, "What is the byte order of the design, big or little endian?"






Architecture and Memory Organization

- RISC 32-bit architecture gives best performance to operate on 32-bit data
- Drawback: amount of memory required to hold 32bit instructions, especially in embedded systems
- Code Density in Embedded Systems
- ARM allows running 16-bit instructions called Thumb: 30% less memory for 30% less performance



Cortex-M1 Memory Map





M1's 3-Stage Instruction Pipeline


- Three Stages Are:
 - Fetch Fetching an Instruction from Memory Containing Code
 - Decode Decoding Instruction and Preparing Datapath Control Signals for Next Cycle
 - Execute Reading Source Registers, Performing Shift or ALU Operations, and Writing Back Result to Destination Register
- One Instruction is Executed Every Cycle when Pipeline is Full
 - 3 cycles Needed to Completely Process One Instruction
 - 3 cycles Needed to Reload Pipeline Branch Instructions
 - Pipeline Halted for One Cycle if Multiple Memory Accesses Needed to Execute Instruction

	cycle 1	cycle 2	cycle 3	cycle4	cycle5
instruction 1	Fetch	Decode	Execute		
instruction 2		Fetch	Decode	Execute	
instruction 3			Fetch	Decode	Execute




Increasing Processor Performance **Pipelining**

Sequential Processor




Pipelined Processor






Increasing Processor Performance *Pipelining*

Sequential Processor




Pipelined Processor






Increasing Processor Performance **Pipelining**

Sequential Processor




Pipelined Processor






Cortex-M1 Without Debug Block Diagram






Cortex-M1 with Debug Block Diagram






Cortex-M1 Architectural Diagram Block by Block





Cortex-M1 Architectural Diagram Acronyms

- TCM
 - Tightly-Coupled Memories
- NVIC
 - Nested Vectored Interrupt Controller
- AHB IF
 - AMBA AHB Bus Interface
- DAP
 - Debug Access Port (See Next Slide)
- ROM_TB
 - ROM Table
- BP
 - Breakpoint Unit
- DW
 - Data Watchpoint Unit





Debug Control Registers

Name	Description
ABORT	Access Port Abort Register
IDCODE	ID Code Register
CTRL/STAT	Debug Port Control/Status Register
SELECT	Access Port Select Register
RDBUFF	Read Buffer

- Access to Debug and AHB Access Control Registers is via Debug Port
 - UJTAG Macro Is Included in Debug Port Logic



Debug Control Registers

- Two configurations for debug:
 - The full debug configuration has four breakpoint comparators and two watchpoint comparators. Default configuration.
 - The reduced debug configuration has two breakpoint comparators and one watchpoint comparator.

Debug facilitates:

- core halt
- core stepping
- core register access while halted
- read/write to: TCMs, AHB address space, internal Private Peripheral Bus (PPB)
- Breakpoints
- watchpoints




Main debug components

- Debug control registers to access and control debugging of the core
- BreakPoint Unit (BPU) to implement breakpoints
- Data Watchpoint (DW) unit to implement watchpoints
- debug memory interfaces to access ITCM and DTCM
- ROM table.




UJTAG Macro Symbol



UJTAG Macro Is Already Instantiated in Cortex-M1 Debug Unit!



UJTAG Interconnection





Cortex-M1 Technical Overview

- Core
 - Three-stage Pipeline
 - ARMv6-M Instruction Set Architecture
 - All 16-bit Thumb Instructions and Some Thumb-2 32-bit Instructions
 - Datapath Optimized for Thumb and for FPGA Implementation
 - Multiplier, Adder, Shifter and Logic Unit, All in Parallel
 - Tightly-coupled Interface to Interrupt Controller
 - Supports Tightly-Coupled Memory (TCM) for Instructions and Data
- Registers
 - 13 General-purpose 32-bit Registers
 - Link Register (LR), Program Counter (PC), Program Status Register (xPSR), Stack Pointer (SP)



Cortex-M1 Technical Overview (cont.)

- Debug
 - Debug via JTAG or 2-pin Serial-wire Interface
 - Provides Access to All Registers and Memory
 - Includes Break-point Unit (BP) and Data-watchpoint (DW) Unit
 - 4 Breakpoints and 2 Watchpoints
- Nested Vectored Interrupt Controller (NVIC)
 - NVIC Is Tightly Coupled to Processor Core
 - Low-latency Exception Processing
 - Level and Pulse Interrupts Supported
 - Processor State Automatically Saved and Restored when Switching to Interrupt Service Routine (ISR)



AMBA Bus Interface Signals

AHB-Lite Bus

Signal	Function
HCLK	Bus Clock
HRESETn	ACTIVE-LOW Bus Reset
HADDR(31:0)	System Address Bus
HTRANS(1:0)	Transfer Type
HWRITE	Transfer Direction (1=Write, 0=Read)
HSIZE(2:0)	Transfer Size
HBURST(2:0)	Indicates if Transfer Forms Part of a Burst
HPROT	Protection Control
HWDATA(31:0)	32-bit Write Data (from Master)
HRDATA(31:0)	32-bit Read Data (to Master)
HREADY	Transfer Complete
HRESP(1:0)	Transfer Response
HMASTLOCK	Master Signal



Cortex-M1

Debug Interfaces

• Note: Debug Interface Signals Are ALWAYS Present!

Name	Туре	Description
RV_TCK	Input	RealView JTAG
RV_nTRST	Input	RealView JTAG
RV_TMS	Input	RealView JTAG
RV_TDI	Input	RealView JTAG
RV_nSRST_IN	Input	RealView JTAG
RV_TRCK	Input	RealView JTAG
RV_TDOUT	Output	RealView JTAG
RV_nTDOEN	Output	RealView JTAG
UJTAG_TCK	Input	FlashPro3 JTAG
UJTAG_TDI	Input	FlashPro3 JTAG
UJTAG_TMS	Input	FlashPro3 JTAG
UJTAG_TRSTB	Input	FlashPro3 JTAG
UJTAG_TDO	Output	FlashPro3 JTAG
EDBGRQ	Input	External debug request



Cortex-M1 Miscellaneous Signals

Name	Туре	Description
HCLK	Input	Main processor clock
NSYSRESET	Input	External push-button/power- up reset
WDOGRES	Input	Watchdog reset to Cortex- M1
WDOGRESn	Output	Reset of watchdog timer
HRESETn	Output	Reset to other components in AHB system
IRQ[31:0]	Input	External Interrupts
ΝΜΙ	Input	Non-maskable Interrupt
nTRST	Input	JTAG reset
JTAGTOP	Output	State Controller Indicator
nTDOEN	Output	JTAG data out enable
LOCKUP	Output	Core is locked up
HALTED	Output	Core is in Halt debug state



Cortex-M1

Processor Operating States and Modes


States

- Thumb
 - Normal Execution
 - Runs 16-bit Halfword-aligned Thumb and Thumb-2 Instructions plus 32bit BL, MRS, MSR, ISB, DSB, and DMB Instructions
 - Data Types Supported 32-bit Words, 16-bit Halfwords, 8-bit Bytes
- Debug State
 - Used for Halting Debug
- Modes
 - Thread Mode
 - Entered on Reset
 - Can Be Re-entered after Exception Return
 - Handler Mode
 - Used for Handling Exceptions



Cortex-M1 Reaisters

- 17 Registers
 - 13 General-Purpose Registers





Cortex-M1 SP. LR and PC Registers

- Stack Pointer
 - Auto-aligned to Word Boundary
 - Has Banked Register Aliases SP_process and SP_main
 - Handler Mode Always Uses SP_main, but You Can Configure Thread Mode to Use Either SP_main or SP_process
- Link Register
 - Receives Subroutine Return Address from PC when *Branch and Link* (BL) Instruction Is Executed
 - LR Is also Used for Exception Return
 - At All Other Times, Treat R14 as General-purpose Register
- Program Counter
 - Auto-aligned to Halfword Boundaries



Cortex-M1

Special-Purpose Program StatusRegisters (xPSR)

- Processor Status at System Level is Broken into Three Categories
- Registers Can Be Accessed Individually or Two or Three at a Time Using MRS and MSR Instructions
- Application PSR
 - Contains Condition-code Flags
 - Before Entering Exception, Processor Saves Condition-code Flags on the Stack
 - Accessed with MSR and MRS Instructions
- Interrupt PSR
 - Contains Interrupt Service Routine (ISR) Number Current Exception
- Execution PSR (EPSR)
 - Contains the Thumb state bit (T-bit)
 - Not Directly Accessible except in Debug State
 - All Fields Read as Zero using an MRS Instruction
 - MSR Instruction Writes Are ignored
- On Entering an Exception, the Processor Saves Combined Information from the Three Status Registers on the Stack



Cortex-M1 Exception Types and Priorities

Position	Exception type	Priority	Description	Activated
-	-	-	Stack top is loaded from first entry of vector table on reset.	-
1	Reset	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority, Thread mode.	Asynchronous
2	Non-maskable Interrupt	-2	 This exception type cannot be: masked or prevented from activation by any other exception pre-empted by any other exception other than Reset. 	Asynchronous
3	Hard Fault	-1	All classes of Fault.	Synchronous or asynchronous
4-10	-	-	Reserved.	-
11	SVC	Configurable	System service call using the SVC instruction.	Synchronous
12-13	-		Reserved.	-
14	PendSV	Configurable	Pendable request for system service. This is only pended by software.	Asynchronous
15	SysTick	Configurable	System tick timer has fired.	Asynchronous
16-47	External Interrupt	Configurable	Asserted from outside the processor or pended by software.	Asynchronous



Servicing an Exception

- Push 8 Registers (xPSR, ReturnAddress(), R0, R1, R2, R3, R12, and LR) on Selected Stack
- Read Vector from Appropriate Vector Table Entry
 - Example: (0x0) + (exception_number *4)
 - Only after ALL EIGHT Registers in Previous Step Are Pushed onto Stack
- On Reset Only, Update SP_main from First Entry in the Vector Table
 - Other Exceptions Do Not Modify SP_main this Way
- Update PC with Vector Table Read Location
 - No Other Late-arriving Exceptions Can Be Processed until the First Instruction of This Exception Starts to Execute
- Set LR to EXC_RETURN to Exit from Exception





Cortex-M1 Instruction Set

Actel Corporation © 2009

ARM Instructions

- 32-bit Instruction Length
- 36 Instruction Formats
- ALL ARM Instructions Can Be Conditional!


Cond	0	0	J.	C)pc	od	le	S		Rn			Ro	I					Op	ber	an	d 2		Data Processing / PSR Transfer
Cond	D	0	0	0	0	0	A	s		Rd			Rr	i i	1	1	Rs		1	0	0	1	Rm	Multiply
Cond	Q	0	0	0	1	υ	A	s	F	dHi	2		RdL	.0		ł	Rn		1	0	0	1	Rm	Multiply Long
Cond	0	0	0	1	0	в	0	0		Rn			Ro	1	0	0	0	0	1	0	0	1	Rm	Single Data Swap
Cond	0	0	0	1	0	0	1	0	1 1	1	1	1	1	1 1	1	1	1	1	0	0	0	1	Rn	Branch and Exchange
Cond	0	0	0	Ρ	U	0	w	L		Rn			Ro	1	0	0	0	0	1	s	н	1	Rm	Halfword Data Transfer. register offset
Cond	0	þ	0	Ρ	U	1	w	L		Rn		0	Ro	1		(Offs	et	1	S	Н	1	Offset	Halfword Data Transfer. immediate offset
Cond	0	1	1	Ρ	U	в	w	L		Rn			Ro	1					-	Of	fse	t		Single Data Transfer
Cond	0	1	1																			1		Undefined
Cond	1	Ó	0	Ρ	U	s	w	L		Rn							Re	gis	ter	Lis	st			Block Data Transfer
Cond	1	0	1	L								C.		0	ffse	t								Branch
Cond	1	1	0	Ρ	U	N	W	L		Rn			CR	d		C	P#				ß	Off	set	Coprocessor Data Transfer
Cond	1	1	1	0	C	;P	Op	c	0	Rn	l	ĉ	CR	d	0	C	;P#			CF	,	0	CRm	Coprocessor Data Operation
Cond	t	1	1	0	CF	• C	pc	L	0	Rn	ŝ		Ro	1		C	P#		t	CF	•	1	CRm	Coprocessor Register Transfer
Cond	1	1	1	1		-	3		2		_	Igi	nore	d b	y pi	TO(es	sor	-	-	_	2		Software Interrupt





Thumb Instructions

- 16-bit Instruction Length
 - Maps 32-bit Instructions into 16-bit Instructions
 - Thumb Instructions Are Most-often-used 32-bit Instructions
 - Thumb Instructions Transparently Expand in Real Time to Full 32-bit ARM Instructions
 Fetch Decode stage
 - Thumb-instruction Decoder Placed in Pipeline
 - Change to Thumb Mode Effected by Changing State of Multiplexers Feeding Instruction Decoders and Data Bus





Thumb Instruction Set

- Instruction Word Length Shrunk to 16-bits
 - Some Functionality Is Not Available
 - 19 Different Thumb Instruction Formats
- Instructions Have their Own Syntax
 - Each Instruction Has Native ARM Instruction Counterpart
- Only ONE Conditional Instruction!

•		15	14	13	12	11	10	9	8	7	6 5	543	2 1 0	
	1	0	0	0	C)p		0	ffse	t5		Rs	Rd	Move shifted register
ot	2	0	0	0	1	1	Ι	Op	Rn	offs	set3	Rs	Rd	Add/subtract
	3	0	0	1	C)p		Rd				Offset8		Move/compare/add /subtract immediate
uction	4	0	1	0	0	0	0		0	р		Rs	Rd	ALU operations
	5	0	1	0	0	0	1	o	р	H1	H2	Rs/Hs	Rd/Hd	Hi register operations /branch exchange
	6	0	1	0	0	1		Rd				Word8		PC-relative load
Dwn	7	0	1	0	1	L	в	0		Ro		Rb	Rd	Load/store with register offset
	8	0	1	0	1	н	s	1		Ro		Rb	Rd	Load/store sign-extended byte/halfword
ive	9	0	1	1	в	L		0	ffse	t5		Rb	Rd	Load/store with immediate offset
part	10	1	0	0	0	L		0	ffse	t5		Rb	Rd	Load/store halfword
	11	1	0	0	1	L		Rd				Word8		SP-relative load/store
	12	1	0	1	0	SP		Rd				Word8		Load address
	13	1	0	1	1	0	0	0	0	s		SWord	d7	Add offset to stack pointer
	14	1	0	1	1	L	1	0	R			Rlist		Push/pop registers
	15	1	1	0	0	L		Rh				Rlist		Multiple load/store
→ <	16	1	1	0	1		Со	nd				Soffset8	1	Conditional branch
	17	1	1	0	1	1	1	1	1			Value8		Software Interrupt
	18	1	1	1	0	0					Of	fset11		Unconditional branch
	19	1	1	1	1	н					C)ffset		Long branch with link
				_										



Actel Corporation © 2009

7 6 5 4

8

14 13 12 11

ARM Code vs. Thumb Code Comparison

Performance

- 32-bit Memory
 - ARM Code Is 40% Faster than Thumb Code
- 16-bit Memory
 - Thumb Code Is 45% Faster than ARM Code
- Code
 - Thumb Code Requires 65% 70% of the Space of ARM Code
 - Thumb Code Uses 40% More Instructions than ARM Code

- Thumb Code Has Higher Density and Better Performance with 16-bit Memory
- ARM Code Has Better Performance with 32-bit Memory




What's Thumb-2?

- Remember 16-bit Thumb Instructions Are Mapped into 32bit ARM Instructions for Execution
 - Some ARM Special Features Were NOT Supported in Thumb
 - ARM Wanted to Eliminate ...
 - ... Tradeoff of Size vs. Speed
 - ... Confusion about Which Instruction Set to Select
- Thumb-2 Combines 16- and 32-bit Instructions in a Single Instruction Set
 - Allows Mixing of Instructions without Mode Switching
 - Halfword Pairs of Instructions Are Inserted in Thumb Instruction Stream
- Thumb-2 Features
 - Mostly 16-bit Instructions
 - 5% Better Code Density than Existing Thumb Code
 - 2-3% Faster than Thumb Code
 - Code Density 74% of ARM Code Density
 - Code Performance 98% of ARM Code Performance

Introduction to Cortex-M1 v1.8

Thumb-2 Instruction Set

Changes vis-à-vis Thumb





Thumb-2 32-bit Instructions

ARM-like

- Data Proce: Most Not Supported in
- DSP and M

- Cortex-M1!
- Load and Store menuctions
- Branch Instructions
- System Control BYJ, RFE, SRS, etc
- Coprocessor (VFP, MOVE[™], etc.)
- New
 - Bit-field Insert/Extract/Clear BFL, {S|U}BFX, BFC
 - Bit Reverse RBIT
 - 16-bit Immediate instructions MOVW, MOVH
 - Table Branch TB{B|H} [Rbase, Rinder
 - Additional Memory System Hints PLD



Cortex-M1 Instruction Set

- Branch instructions (6)
 - B Conditional Branch, Unconditional, with Link...
 - BX Branch and Exchange instruction set.
- Data processing instructions
 - ADD, CMP, MOV, MULT, SUB...
- Load and store register instructions
- Load and store multiple instructions
 - Two instructions, LDMIA & STMIA, to support block copy
- Exception generating instructions
 - Software Interrupt (SWI) instruction used to cause a SWI exception to occur
 - Main mechanism in the Thumb instruction set by which User mode code can make calls to privileged Operating System code



Cortex-M1 Instruction Set

16-bit Instructions

- CPS Change Processor State
 - Enables/Disables Interrupts
- **NOP** No Operation
 - Certain New Thumb-2 Instructions Are Ignored (IF-THEN)
- SEV Send Event
 - Event Signaled to All CPUs in Multiprocessor System
- WFE Wait for Event
 - Suspend Execution until Reset, Exception, etc. Occurs
- wfi Wait for Interrupt
 - Suspend Execution until Interrupt Occurs
- YIELD Yield (Multithreaded Systems)
 - Software Can Indicate that Task Can Be Swapped Out





Actel's Cortex-M1

Actel Corporation © 2009

Cortex-M1 Configurable Options

• Full Range of Configurable Options Will Be Available ...

Feature	Configurable Option
Debug	Debug Functionality Can Be Included or Excluded
Interrupts	1, 4, 8, 16 or 32 Interrupts (0 Interrupts Not Supported)
Instruction TCM	0KB (None), 1KB, 2KB, and Powers of 2 to 1MB
Data TCM	0KB (None), 1KB, 2KB, and Powers of 2 to 1MB
Multiplier	Normal (3-cycle Execution) or Small (33 Cycles)
OS Extensions	Present or Absent
Endianness	Little-endian or Big-endian (BE8)

- Actel Will Deliver Restricted Range of Configurations
 - Fixed, Black-box Implementations with Predefined Configurations (Similar to CoreMP7)



Cortex-M1 Configurations

Current Release – v2.6

Variant	Configuration
M1AFSxxxxDebug M1A3PxxxxDebug M1A3PExxxxDebug M1A3PLxxxxDebug M1AGLxxxxDebug M1AGLExxxxDebug	Debug Support (2 breakpoints, 1 watchpoint) No TCMs, Small Multiplier, 1 Interrupt, No OS Extensions, Little-endian Only
M1AFSxxxxNodebug M1A3PxxxxNodebug M1A3PExxxxNodebug M1A3PLxxxxNodebug M1AGLxxxxNodebug M1AGLExxxxNodebug	No Debug Capability No TCMs, Small Multiplier, 1 Interrupt, No OS extensions, Little-endian Only

Future Releases

• More Variants, More Devices



Supported Devices and Availability

M1-enabled Devices	250	400	600	1000	E1500	E3000
M1 IGLOO	\checkmark		\checkmark	\checkmark		\checkmark
M1 ProASIC3	\checkmark	Planned	\checkmark	\checkmark	\checkmark	\checkmark
M1 ProASIC3L			\checkmark	\checkmark		Planned
M1 Fusion	\checkmark		\checkmark		\checkmark	


Information updated March 2009

- ARM Cortex-M1 processor Actel M1 devices
 - One user selectable option: with or without debug.
 - Pre-configured settings
 - 0K ITCM, 0K DTCM, small multiplier, little-endian,
 - No OS extensions, and 1 interrupt
- Fully Configured M1AFS1500 2009
 - 8kB ITCM, 4kB DTCM, 16 interrupts, OS extensions, fast multiplier, little-endian.
 - Contains upgraded BFM



Optimized Cortex-M1 in M1 Fusion

- Optimized Firm-macro Implementation
 - Optimized for M1 Fusion Devices
 - Porous Implementation Placed in FPGA Fabric by Actel
 - Simplified Routing of Useradded IP
 - Enables Rapid Design Development
- Cortex-M1 Black Box
 - M1 Functionality
 - User Can Add IP and Program into M1 Fusion
 - Timing Shell and BFM Included





Cortex-M1 Utilization and Performance

Device	Variant		v2.6	
Device	variant	Frequency (MHz)	Area	Utilization
M1AFS250-2	No-debug	62.26	4353	70.85%
M1AFS600-2	No-debug	60.96	4353	31.49%
MIAF5600-2	Debug	55.14	7090	\$1 6006
M1AFS1500-2	No-debug	62.69	4353	11.34%
MIAF51500-2	Debug	56.39	7282	18.96%
M1AGL250V2	No-debug	25.56	4353	70.85%
M1AGL250V5	No-debug	43.04	4353	70.85%
M1AGL600V2	No-debug	25.46	4353	31.49%
MIAGL600V2	Debug	24.40	7282	52.68%
M1AGL600V5	No-debug	40.23	4353	31.49%
MIAGL600V5	Debug	39.90	7282	52.68%
M1AGL1000V2	No-debug	24.74	4353	17.71%
MIAGE1000v2	Debug	23.53	7282	29.63%
M1AGL1000V5	No-debug	40.87	4353	17.71%
MIAGL1000V5	Debug	40.57	7282	29.63%
M1AGLE3000V2	No-debug	24.89	4353	5.78%
WIAGLE3000v2	Debug	24.54	7282	9.68%
M1AGLE3000V5	No-debug	36.89	4353	5.78%
MIAGLE3000V5	Debug	38.05	7282	9.68%
M1A3P250-2	No-debug	62.46	4353	70.85%
M1A3P600-2	No-debug	62.63	4353	31.49%
MIASP000-2	Debug	59.24	7282	52.68%
M1A3P1000-2	No-debug	62.18	4353	17.71%



Cortex-M1 Summary

- New FPGA-targeted Processor from ARM
- Small and Fast
 - 4300 Tiles, 62 MHz without Debug
- Some Nice Features
 - Thumb-2 Instruction Set
 - Mostly 16-bit Instructions Good Code Density)
 - Good Interrupt Support (Closely-coupled NVIC)
- Easier to Program than CoreMP7
 - Porting CoreMP7 Software Fairly Straightforward
- V2.6 Available Now





System-on-Chip and SmartDesign Introduction to AMBA

System-on-Chip and SmartDesign

- AMBA Bus Architectures
- SmartDesign and IP Cores
- Using SmartDesign
- IP Database
- Testing





AMBA Bus Architectures

Actel Corporation © 2009

Bus: definition

- Set of wires connected to many bus actors
- Wires are grouped in functional groups:
 - Address: bus actor identifiers
 - Data
 - Control: physical support for the protocol
- Wires are shared
 - Access protocols are required
 - Control logic + control wires embody the protocol



What Is AMBA?

- Open-standard, On-chip Bus Specification
 - Interconnection & Management of SoC Functional Blocks
 - Widely-adopted Protocol and Standard with ARM Processors
- Three distinct buses
 - AHB (the Advanced High-performance Bus).
 - High-performance system backbone bus.
 - Multi-Master, Split Transactions, Burst Transfers and Other Modes
 - Example Components Cortex-M1, CoreMP7, and Memory Controllers
 - ASB (the Advanced System Bus).
 - An alternative system bus.
 - APB (the Advanced Peripheral Bus).
 - Minimal power consumption.
 - Reduced interface complexity.
 - Example Components Watchdog and UART
- AHB & APB AMBA Protocols Supported by SmartDesign
- When Both AHB and APB Are Used in System, They Must Be Bridged (AHB2APB Bridge Provided)




What Is AMBA?

- Three distinct buses
 - AHB (the Advanced High-performance Bus).
 - High-performance system backbone bus.
 - ASB (the Advanced System Bus).
 - An alternative system bus.
 - APB (the Advanced Peripheral Bus).
 - Minimal power consumption. Reduced interface complexity.




AMBA Subsystem Block Diagram



"typical" AMBA system



AMBA Subsystem Block Diagram








- First-generation system bus that evolved from ARM7TDMI bus protocol
- Supports pipelining, bursts, and multiple bus masters
- The four bus agents in ASB are:
 - Arbiter: Implements a simple request/grant structure to support multiple bus masters
 - Decoder: Centralized address decoder to determine which slave is responsible for servicing a bus transaction
 - Master: Initiates reads and writes on the bus
 - Slave: Responds to master initiated reads and writes
- Drawbacks
 - Use of double-edging clock
 - Bi-directional data bus



AMBA Bus Fabric

- Bus Fabric Components
 - AHB Controller
 - AHB to APB Bridge
 - APB Controller
- AHB and APB Controllers Incorporate All Bus Switching and Decoding Logic
- Two AHB Controller Configurations
 - Single Master (AHB-Lite)
 - Multi-Master (3 Masters)
 - Supports Full AHB Slaves





AHB Bus

Features

- High Bandwidth
 - No Maximum Clock Frequency Specified
 - Designs up to 2 GHz!
- Burst Transfers
- Split Transactions
- Single-cycle Bus Master Handover
- Single-clock-edge Operation
- Non-tristate Implementation
- Support for Multiple Masters
- Bridging to APB Bus



AHB Bus

Burst vs. Split

- Burst transaction
 - Slave to increment (or decrement) address
 - No need of sending many sequential addresses through bus
 - Reduces power (computations at the slave)
- Split transaction
 - When a master transaction can potentially take a long time (i.e. communicating with APB peripherals).
 - To avoid holding the bus for many cycles
 - Masters issues a request, then releases the bus, and waits for notification, which can come many cycles after.



AMBA Bus Interface Signals AHB Single-Master and AHB-Lite Buses

Name	Source	Description
HCLK Bus clock	Clock source	This clock times all bus transfers. All signal timings are related to the rising edge of HCLK .
HRESETn Reset	Reset controller	The bus reset signal is active LOW and is used to reset the system and the bus. This is the only active LOW signal.
HADDR[31:0] Address bus	Master	The 32-bit system address bus.
HTRANS[1:0] Transfer type	Master	Indicates the type of the current transfer, which can be NONSEQUENTIAL, SEQUENTIAL, IDLE or BUSY.
HWRITE Transfer direction	Master	When HIGH this signal indicates a write transfer and when LOW a read transfer.
HSIZE[2:0] Transfer size	Master	Indicates the size of the transfer, which is typically byte (8-bit), halfword (16-bit) or word (32-bit). The protocol allows for larger transfer sizes up to a maximum of 1024 bits. Source: ARM In



AMBA Bus Interface Signals AHB Single-Master and AHB-Lite Buses


HBURST[2:0] Burst type	Master	Indicates if the transfer forms part of a burst. Four, eight and sixteen beat bursts are supported and the burst may be either incrementing or wrapping.
HPROT[3:0] Protection control	Master	The protection control signals provide additional information about a bus access and are primarily intended for use by any module that wishes to implement some level of protection. The signals indicate if the transfer is an opcode fetch or data access, as well as if the transfer is a privileged mode access or user mode access. For bus masters with a memory management unit these signals also indicate whether the current access is cacheable or bufferable.



AMBA Bus Interface Signals AHB Single-Master and AHB-Lite Buses


Name	Source	Description
HWDATA[31:0] Write data bus	Master	The write data bus is used to transfer data from the master to the bus slaves during write operations. A minimum data bus width of 32 bits is recommended. However, this may easily be extended to allow for higher bandwidth operation.
HSELx Slave select	Decoder	Each AHB slave has its own slave select signal and this signal indicates that the current transfer is intended for the selected slave. This signal is simply a combinatorial decode of the address bus.
HRDATA[31:0] Read data bus	Slave	The read data bus is used to transfer data from bus slaves to the bus master during read operations. A minimum data bus width of 32 bits is recommended. However, this may easily be extended to allow for higher bandwidth operation.
HREADY Transfer done	Slave	When HIGH the HREADY signal indicates that a transfer has finished on the bus. This signal may be driven LOW to extend a transfer. Note: Slaves on the bus require HREADY as both an input and an output signal.
HRESP[1:0] Transfer response	Slave	The transfer response provides additional information on the status of a transfer. Four different responses are provided, OKAY, ERROR, RETRY and SPLIT.

Timing Diagram Conventions






Simple AHB Transfer






AHB Transfer

No Wait States





AHB Transfer Wait States






AHB Transfer

Pipelined Operations

 Control of Next Transfer Overlaps Data from Previous Transfer





AHB Bus Burst Signal Encoding

HBURST[2:0]	Туре	Description
000	SINGLE	Single transfer
001	INCR	Incrementing burst of unspecified length
010	WRAP4	4-beat wrapping burst
011	INCR4	4-beat incrementing burst
100	WRAP8	8-beat wrapping burst
101	INCR8	8-beat incrementing burst
110	WRAP16	16-beat wrapping burst
111	INCR16	16-beat incrementing burst

- Note that Transfer Size Can Be Larger than 16
- Source: ARM Inc.

• INCR Indicates Unspecified Length




AHB Bus Transfer Type Encoding

HTRANS[1:0]	Туре	Description
oo Granted & u	IDLE nused	Indicates that no data transfer is required. The IDLE transfer type is used when a bus master is granted the bus, but does not wish to perform a data transfer. Slaves must always provide a zero wait state OKAY response to IDLE transfers and the transfer should be ignored by the slave.
01 Locks the bu but no trans within a bur	fer	The BUSY transfer type allows bus masters to insert IDLE cycles in the middle of bursts of transfers. This transfer type indicates that the bus master is continuing with a burst of transfers, but the next transfer cannot take place immediately. When a master uses the BUSY transfer type the address and control signals must reflect the next transfer in the burst. The transfer should be ignored by the slave. Slaves must always provide a zero wait state OKAY response, in the same way that they respond to IDLE transfers.
10 Starts a Burs single transf		Indicates the first transfer of a burst or a single transfer. The address and control signals are unrelated to the previous transfer. Single transfers on the bus are treated as bursts of one and therefore the transfer type is NONSEQUENTIAL.
11 Continues a	seq burst	The remaining transfers in a burst are SEQUENTIAL and the address is related to the previous transfer. The control information is identical to the previous transfer. The address is equal to the address of the previous transfer plus the size (in bytes). In the case of a wrapping burst the address of the transfer wraps at the address boundary equal to the size (in bytes) multiplied by the number of beats in the transfer (either 4, 8 or 16).



AHB Bus Four-beat Wrapping Burst


Sequential Addresses 38, 3C, 30, 34





AHB Bus Four-beat Incrementing Burst

Sequential Addresses 38, 3C, 40, 44






AHB Bus

Transfer with Slave Retry Response

- Slave Indicates Response on HRESP(1:0)
 - Can Be OK, ERROR, RETRY, or SPLIT





AHB Bus

SPLIT vs. RETRY Responses

- SPLIT and RETRY Responses BOTH Allow ...
 - ... Slaves to Release Bus when They Cannot Immediately Supply Data for Transfer
 - ... Transfer to Finish on Bus and therefore Higher-priority Master Can Access Bus
- Difference between SPLIT and RETRY ... How Arbiter Allocates Bus after SPLIT or RETRY Has Occurred
- RETRY
 - Arbiter Continues to Use Normal Priority Scheme
 - Only Masters with Higher Priority Get Bus Access
- SPLIT
 - Arbiter Adjusts Priority Scheme so that Any Other Master Requesting Bus Gets Access, even if Lower Priority
 - Transfer Completion Requires Informing Arbiter when Slave Has Data Available
 - Requires Extra Complexity in Both Slave and Arbiter, but Completely Frees Bus for Use by Other Masters
- Master Should Treat SPLIT and RETRY the SAME WAY
 - Should Continue to Request Bus and Attempt the Transfer until Successful Completion or ERROR Response Termination



AMBA Bus Interface Signals


AHB Multi-Master Bus

Signal	Function
HBUSREQx	Request from Master x to Use Bus
HLOCKx	Indicates that Master Requires Locked Access to Bus
HGRANTx	Grant to Master x to Use Bus
HMASTx	Indication from Arbiter that Master x Is Using Bus
HSPLITx(15:0)	Indication from Slave x as to which Bus Masters May Re-Attempt Split Transaction



AHB Multi-Master Subsystem

Three Masters, Four Slaves








- CoreAHB Uses Simple Priority Arbitration Scheme
 - Master 3 Has Highest Priority
 - Master 0 which Is Internal 'Dummy' Master Is Next-highest
 - Master 2 Is Next
 - Master 1 (Default) Is Lowest Priority
 - This Is Normally Processor Master
- Master 0 Handles Several Situations
 - Example Breaks Deadlock when Multiple Masters Are Locked in SPLIT Transactions



CoreAHBLite

Single Master


- Single AHB Master Interface
 - Default Interface for Cortex-M1
- 16 AHB Slave Interfaces
 - Each Is Allocated Fixed Memory Location
 - Two 'Standard' Locations
 - Mem at 0
 - Interrupt at Top of Memory
- Tile Count: 800





AHB-Lite System Single Master, Three Slaves


CoreAHBLite Works Fine Here …





AHB-Lite System TWO Masters, Multiple Slaves


BUT ... How Do We Implement THIS?





AHB or AHB-Lite

Multi-Layer Interconnect Scheme





AMBA Bus Interface Signals

Signal	Function
PCLK	Bus Clock
PRESETn	ACTIVE-LOW Bus Reset
PADDR(31:0)	System Address Bus (up to 32 Bits Wide)
PSELx	Select Signal for APB Slave
PENABLE	Indicates Second and Subsequent APB Transfer Cycles
PWRITE	Transfer Direction (1=Write, 0=Read)
PWDATA	Write Data (up to 32 Bits from Master)
PRDATA	Read Data (up to 32 Bits from Slave)
PREADY	Transfer Complete (Used by Slave to Insert Wait States)
PSLVERR	Indicates APB Transfer Failure (OPTIONAL)



APB Bus

State Machine


- IDLE
 - Default APB State

SETUP

- Bus Moves Here when Transfer Is Required
- Select PSELx for Targeted Slave
 Asserted
- Bus Remains Here Only One Clock Cycl
- Moves to Access State on Next Clock Rising Edge


ACCESS

- Enable PENABLE Asserted
- PADDR, PWRITE, PSELx, and PWRITE Must Remain Stable during Transition from SETUP to ACCESS State
- Exit from ACCESS State Controlled by PREADY from Slave
 - PREADY HIGH Successful Transfer
 - PREADY LOW State Machine Remains in ACCESS State






APB Write Transfer No Wait States






APB Write Transfer With Wait States






APB Read Transfer No Wait States






APB Read Transfer With Wait States





AHB to APB Transactions



Introduction to Cortex-M1 v1.8

POWER MATTERS

BFM Simulation ModelSim Wave Window

i wave - default ile Edit View Add Format Iools Window	
D 🗃 🖬 🍯 👗 🖻 🛍 😂 😂 🛛 🖊 🖁	
	0 0 0
Messages	Address
 /testbench/sysclk /testbench/nsysreset Timer Signals coretimer_00/pclk 1 	SETUP Data State ACCESS State State
coretimer_00/psel coretimer_00/penable coretimer_00/penable coretimer_00/pwrite f f coretimer_00/paddr 4	
	000000000 00000000 0000000000000000000
cortexm1_00/hclk 1 cortexm1_00/htrans 00 cortexm1_00/hddr 00000000 cortexm1_00/haddr 00000000 cortexm1_00/hburst 001	00 10 10 10 10 10 10 10 10 10 10 10 10 1
cortexm1_00/hwrite X cortexm1_00/hsize 0XX cortexm1_00/hprot 0000 cortexm1_00/hwdata XXXXXXXX	000 0xx 010 000 0001 0001 0000 0001 0001 0001 0001
cortexm1_00/hready 1 cortexm1_00/hrdata 00000000 cortexm1_00/hrdata 00000000	
cortexm1_00/nmi C	1400 ns 1600 ns 1800 ns 2000 ns 2200 ns 2400 r
1206800 ps to 2413600 ps Now: 213,	'19,225 ps Delta: 1

APB write cycle (yellow) – write 0x00000100 to CoreTimer TimerLoad register Note that paddr = 0x000 – CoreAHB2APB strips off the upper 8 address bits and drives the appropriate PSEL



AMBA Bus Architecture Summary

- AHB is a High-performance Bus
 - Supports Bursting and Split Transfers
- APB is a Simple, Low-performance Bus





SmartDesign and IP Cores

Actel Corporation © 2009




Using SmartDesign

Actel Corporation © 2009

SmartDesign Vision

Next Generation Design Entry Tool

• First tool in the industry that can be used for designing System on a Chip designs, custom FPGA designs or a mixture of both types in the same design. CATALOG CORES





needs

What is SmartDesign?

- Powerful Block-based Visual Design Creation Tool
 - Instantiate blocks from a variety of sources
 - DirectCore IP, SmartGen, User HDL, Companion Cores, Actel library cells, and the list goes on.
 - Supported for all platforms
- Simple and Intuitive Design Creation
 - Auto Connect
 - Fast manual connectivity between blocks
 - Hierarchical design support
- DRC
 - Checks rules to guarantee correct by construction design
 - Connectivity errors
 - Configuration errors
 - Special silicon rules
- SOC Features
 - Auto Connect
 - clocks and resets for processors and peripherals
 - Other known DirectCore connections
 - Memory Map Configuration Dialog
 - Testbench and Bus Functional Model (BFM) script generation




SmartDesign Canvas

- SmartDesign Canvas
 - Instance pins are displayed on canvas
 - Connections are shown using nets
 - Displaying of Nets is optional
 - Selective enabling / disabling of showing nets
 - Drag and Drop directly from the Catalog into the Canvas
- All Design Operations Available in the Canvas
 - Connect / Disconnect
 - Promote To Top
 - Tie Low / Tie High / Tie Constant / Inversion
 - Float
 - Split (if bus)
 - Group



SmartDesign Canvas






Design with any Block Types


One Tool to Connect Your Design

- DirectCore IP
- SmartGen Cores
- User HDL
- Actel Macros (And, Or, I/Os, etc)






Canvas Instance





Making Connections

- Right-click on a pin for Available Operations
- Select 2 or More Pins With the CTRL key, Right-click and Connect





Modifying Memory Map

- Easy and Intuitive Method to Connect Peripherals at Particular Addresses on the Bus
- Interactive and Immediate Updating of Base Addresses

∃- CoreAHBLite_0	Address	Deriphoral
CoreAPB_0	0x10000000	CoreTimer_0:APBslave
COLEMPD_0		Cole Timei_0.AFBsiave
	0x11000000	
	0x12000000	
	0x13000000	
	0x14000000	
	0x15000000	
	0x16000000	
	0x17000000	
	0x18000000	
	0x19000000	CoreUARTapb_0:APBslave
	0x1a000000	
	0x1b000000	
	0x1c000000	
	0x1d000000	
	0x1e000000	
	0x1f000000	



Testbench Generation

- Design Testbench
 - Generates a top level testbench
 - Clock and Reset drivers automatically generated and connected
- Bus Functional Model Script Generation
 - Generates BFM script file for processor based designs
 - Based on your peripheral connectivity in your designs
 - Look at Processor Core Handbooks (ex: CortexM1) for more details on BFMs and usage




Design Rule Checker

- Checks your Design for Errors
 - Invoke with Checker icon (see picture)
 - Connectivity
 - Unconnected/Required input pins
 - Floating output pins
 - Silicon required connection
 - Example: RTC must be driven by Crystal Oscillator
 - Configuration
 - Check consistency between configurations
 - Example: CoreMP7 and CoreMP7Bridge debug configuration
- Errors Reported in a Connectivity Grid
 - Directly fix your connectivity mistakes
 - Enables fast sorting / filtering

	Message	▼ .	Instance	V	Port Name	V	Slice 🝸	Attribute	SD1
🕀 Floati	ng Driver <u>A</u>								0
	nnected Bus Interf	ace <u>e</u>		_					0
🗆 Undri	ven Pin 覅 ———		CoreAHBLite	<u>0_</u>	ᡗ Remap				
		- E	CoreUARTa		I) BX				
		L.	CortexM1To	p_0				Polnvert	0
								Tie Low Tie High	







Datasheet Generation

- Design Datasheet
 - Pin outs of the design
 - Cores used and their description
 - Memory Map


AM: Fusion Die: M1AF Package: 484 F	<u>CoreUARTapb_0</u> <u>CortexM1Top_0</u>		C	oreTimer_0	: RegisterMa) Memor	у Мар				
IDL: Verilo .ocation: E:/SIN	top of page	CortexM1Top_	_0 Subs ^{rai}	inge: 0×0100000	10						
itate: SAVE	Instance Name:	Master(s) on this bus:			Address		Туре	Width	Reset Value	Name	Description
	Type:	 CortexM1Top_0 			base addres	s + 0x00	read-write	32	0x00000000	<u>TimerLoad</u>	
's	Vendor:				base addres	s + 0x04	read-only	32	0xFFFFFFFF	<u>TimerValue</u>	
<u>'s</u> pres emory Map	Library:				base addres	s + 0x08	read-write	32	0x00	TimerControl	
	Core Name:			-	base addres:	s + 0x0C	write-only	32	0x0	<u>TimerPrescale</u>	
	Version:				base addres	s + 0x10	write-only	32	0x0	TimerIntClr	
	Description:		CoreAh		base addres	s + 0x14	read-only	32	0x0	TimerRIS	
					base addres	s + 0x18	read-only	32	0x0	TimerMIS	
	instance list, top of page										
	moranee not, top or page		CoreMe				back to	<u>CortexM1T</u>	op_0 Memory Map		
	Instance Name:		<u>CoreMer</u>	TimerLoad r	egister details:		<u>back to</u>	<u>CortexM1T</u>	<u>op_0 Memory Map</u>		
	Instance Name: Type:		<u>CoreMei</u> <u>CoreGPIC</u>	TimerLoad r	egister details: Bit Offset	Туре	Bit W		op_0 Memory Map Name	Descri	otion
	Instance Name: Type: Vendor:		<u>CoreMer</u>	TimerLoad r	-	Type read-w	Bit W		Name	Descri oad value for co	
	Instance Name: Type:		<u>CoreMei</u> <u>CoreGPIC</u>	TimerLoad r	Bit Offset		Bit W	/idth 32	Name		
	Instance Name: Type: Vendor: Library:		CoreMer CoreGPIC Core CoreTime	TimerLoad r	Bit Offset		Bit W	/idth 32	Name LoadValue L		
	Instance Name: Type: Vendor: Library: Core Name:		CoreMer CoreGPIC Core CoreTime CoreRema		Bit Offset		Bit W	/idth 32	Name LoadValue L		
	Instance Name: Type: Vendor: Library: Core Name: Version:		CoreMer CoreGPIC Core CoreTime CoreRema		Bit Offset 0		Bit W	/idth 32 a to CoreTin	Name LoadValue L		unter

back to CoreTimer_0 Registers



Fast Design Search

- Design Level Search
 - Find Pins, Instances, and Nets quickly and easily
 - Wild card query
 - Matching objects will be highlighted in the Canvas






Multiple Design Representations

- Connectivity Grid
 - Spreadsheet like view of your design
 - Enables quick filtering / sorting

Schematic


- Shows all pins and nets
- Traditional schematic view






Cores Catalog

- Library of Proven Configurable Core Functions
- Actel Macros
- Quick-find
- Intuitive Configuration
- Drag and drop to Canvas





SmartDesign IP Delivery





Cortex-M1 System-on-Chip

Processor System Processor • Bus Fabric Components Static Memory Components Controller Cortex-M1 • AMBA IP Cores **AHB Bus** •No Bridge SmartDesign AHB2APB Required Cortex-M1 Automatically Bridge •Built-in Interrupt Creates Basic Controller **APB Bus** System • ... OR ... User Can Create UART I/O Control Timers Watchdog System Manually




SmartDesign Building an SoC

- Decide on Components Needed to Meet System Requirements
- Add Cortex-M1, Busses, and Components
- Autostitch
- Configure Components where Necessary
- Add Any Other Required Connections
- Check Memory Map
- Generate System



Libero IP Catalog







IP Cores in Libero Catalog

- Processors
 - Cortex-M1, CoreMP7
 - Core8051s, CoreABC
- AMBA Interfaces
 - CoreAHB, CoreAHBLite
 - CoreAPB, CoreAPB3
 - CoreAHB2APB
- Other Interfaces
 - Core10/100, Core429, CorePCIF
 - Core1553BRT, Core1553BRM




Introduction to Cortex-M1 v1.8



- Subsystem Cores
 - CoreAHBNvm
 - CoreAHBSram
 - CoreAl
 - CoreCFI
 - CoreDDR
 - CoreFMEE
 - CoreFROM
 - CoreGPIO
 - Corel2C
 - CoreInterrupt
 - CoreMemCtrl
 - CorePWM
 - CoreRemap
 - CoreSDR
 - CoreSMBus
 - CoreTimer
 - CoreUART, CoreUARTapb
 - Actel Corporation © 2009

Cortex-M1 SmartDesign Configuration





CoreAHBLite and CoreAHB SmartDesign Configuration

• CoreAHBLite

P Configuring Core	AHBLite_0 (Core 🔳 🗖 🔀
Configuration	
- Enabled AHB Sla	ave Slots
Slot 0: 🔽	Slot 8: 💌
Slot 1: 💌	Slot 9: 🔽
Slot 2: 💌	Slot 10: 🔽
Slot 3: 🔽	Slot 11: 🔽
Slot 4: 🔽	Slot 12: 🔽
Slot 5: 💌	Slot 13: 🔽
Slot 6: 🔽	Slot 14: 🔽
Slot 7: 🔽	Slot 15: 🗹
License:	Obfuscated
	OK Cancel


CoreAHB

IP Co	nfiguring Co	reAHB_	_0 (Core	АН		
Config	guration ———					
	Enabled AHB	Slave Sl	ots			
	Slot 0;	✓	Slot 8:	V		
	Slot 1:	✓	Slot 9:			
	Slot 2:	V	Slot 10:			
	Slot 3:	✓	Slot 11:			
	Slot 4:	✓	Slot 12:			
	Slot 5:	~	Slot 13:			
	Slot 6:	✓	Slot 14:			
	Slot 7:	✓	Slot 15:			
	License:	c)bfuscated			
			ОК		Cano	el

- Identical Configuration
 - Enable/Disable Slots




CoreAPB3 Configuration Options



CoreAPB SmartDesign Configuration

- Implements APB in Single Component
- Uses Selects from CoreAHB2APB
- Tile Count: 125







Other SmartDesign Cores

- UART
- Static Memory Controllers
 - Optimized for Internal and External Memory
- Timers
- General-Purpose I/O Controller (Small-footprint GPIO)
- Watchdog Controller
- CoreAl for Fusion
- PCI Controllers
 - Target, Master, and Target+Master
- Ethernet
- **1553**
- All Actel IP Cores Are Now Distributed through SmartDesign



CoreUARTapb

- APB Slave
- Extension of CoreUART
 - Wrapped with APB Interface
 - Configuration Settings Exposed in Control Registers
 - Not Hardwired as in CoreUART
 - ReceiveFull and TxRdy Exposed
 - Can Be Used as Interrupt Sources
- Tile Count: 300



CoreMemCtl

- AHB Slave
- Optimized for Actel Development Kit
- Memory Interfaces
 - External Asynchronous/Synchronous SRAM
 - External Asynchronous Flash
- Two AHB Ports
 - Flash RAM (Typically Slot 0)
 - SRAM (Typically Slot 1)

Tile Count: 100



CoreMemCtrl

Configuration

SRAM Mode Synchronous or Asynchronous Synchronous SRAM Mode • Pipeline or Flow-through Flash Data Bus Width _ • 32 or 16 bits Flash Read Wait States • 0, 1, 2, or 3 Flash Write Wait States • 1, 2, or 3 SRAM Read Wait States • 0, 1, 2, or 3 SRAM Write Wait States • 1, 2, or 3 Shared Flash/SRAM Read/Write ____ Enables Select 'Yes' or 'No'


Config	juration
	SRAM mode:
	🔪 🔿 Synchronous 💿 Asynchronous
	Synchronous SRAM mode:
	🔿 Flow-through 💿 Pipeline
	Flash data bus width:
	○ 16 bit
	Number of wait states for Flash read:
*	O 0 O 1 O 2 O 3
	Number of wait states for Flash write:
	O 1 O 2 O 3
	Number of wait states for SRAM read:
	O O 1 O 2 O 3
	Number of wait states for SRAM write:
•	
	Read and write enables shared for Flash and SRAM:
	⊙ No Yes
	License: Obfuscated



CoreMemCtl

External Memory Interfaces

- External Memory Interface of CoreMemCtl Should Be Routed to Subsystem Top Level
 - Generic Interface Accommodates a Variety of Flash and SRAM Configurations



- Memory Devices Typically Have Several Inputs Fixed at Static Levels
 - These Should Be Handled in the Top-level Description for FPGA (above Subsystem Top Level)




CoreMemCtl Interfacing

- Flash
 - Read and Write Wait States Can be Inserted
- Asynchronous SRAMs
 - Read and Write Wait States Can be Inserted
- Synchronous SRAMs
 - CoreMemCtrl Designed to Connect to either Pipelined or Flowthrough Devices
 - Pipeline Mode Output Data Assumed Valid just after the SRAM Clock Edge that Follows the Edge on which the Read Address Is Clocked into the SRAM
 - Flow-Through Mode, Additional Register Is Implemented FPGA Logic to Accomplish the Same Thing




Flash Interfacing Write Wait States – 2-Wait-State Example






Flash Interfacing Read Wait States – 1-Wait-State Example






Asynchronous SRAM Interfacing Write Wait States – 1-Wait-State Example






Asynchronous SRAM Interfacing Read Wait States – 1-Wait-State Example





Synchronous SRAM Interfacing Multiple Reads and Writes





CoreTimer

- APB Slave
- Dual 32-bit Timers
 - One Interrupt per Timer
- Can Be Extended to Include More Timers
- Free-running or Periodic Modes (One-shot Operation also Possible)
- Tile Count: 310 535



CoreGPIO


- APB Slave
- 32-bit Output Register (Write Only)
- 32-bit Input Register (Clear on Read)

Tile Count: 100



CoreWatchdog

- APB Slave
- Generates Interrupt at Programmed Interval
- If Interrupt Is Not Serviced, Watchdog Generates System Reset Signal
- Watchdog Can Be Enabled and Disabled
- If Synchronized Reset Is Not Available from System, Watchdog Should Be Used with MP7Bridge
- Tile Count: 280 490





Component Versioning

Filter: *	🔎 Add Core Options
= Tanoton, Ramo.	Version:
+ Bus Interfaces	
Hemory & Controlle	rs
Peripherals	
🧆 Core10100	3.3.111 (*)
🥯 Core10100	4.0.143
🏍 Core10100_AHE	APB 4.0.128 (*)
🏎 Core10100_AHE	3APB 4.0.143
😓 Core1553BRM	3.0
🏍 Core1553BRT	3.1.104 (*)
🍉 Core1553BRT	3.2.110
🗫 Core16550	3.0.128
🏍 Core429_APB	3.1.104
s CoreAl	3.0.119
s CoreCFI	2.0
s CoreDDR	3.0.166
s CoreFMEE	2.0.123
s CoreFROM	1.1.101
s CoreGPIO	1.2.103
s Corel 2C	5.0.105
s CoreInterrupt	1.1.101
s CoreMBX	2.0.113
🏍 CorePWM	3.0.106
🍉 CoreRemap	1.1.101
鰻 CoreRSDEC	2.0.104
🧐 CoreRSENC	2.0.179
See CoreSDR	3.0.115
😓 CoreSMBus	3.0
See CoreSPI	3.0.156
See CoreTimer	1.1.101
See CoreUART	3.1.103
🍉 CoreUARTapb	3.1.105
s⇔ CoreWatchdog	1.1.101
Processors	
🍉 Core8051s	2.2.100
🍉 CoreABC	2.3.165
See CoreMP7	2.0
🍉 CortexM1	2.6.106
🗫 P1_CortexM1	2.0.111

- Where Available, Different Versions of Component May Be Selected
- Select Show Core Version from IP Catalog Options
 - Select Version You Want to use in Design
- Only One Version of Component Can Be in Project
 - DON'T MIX VERSIONS!

	2.0.123	Catalog Display Options	
	1.1.101 1.2.103 5.0.105	Display	Filters
	1.1.101 2.0.113	Organize the cores displayed in your Catalog.	Select which cores to display in the Catalog.
	3.0.106 1.1.101	Group cores by function	Name: *
	2.0.104 2.0.179	C List cores alphabetically	Function: *
	3.0.115 3.0		Market Segment: All
	3.0.156 1.1.101 3.1.103	Sort order: Ascending	Interface Type: All
	3.1.105 3.1.105 1.1.101	Show core version	\fbox Display only the latest version of a core
	2.2.100 2.3.165		
	2.0 2.6.106		Default
us Definiti	2.0.111	Нер	OK Cancel



Component Help

- Libero Information Window Provides **Essential Designer Information About** Core Selected in Catalog
- Includes a Link to Documentation for Core








IP for ARM in Fusion

Actel Corporation © 2009

Building Fusion Systems Overview




- CoreAl is Main Fusion-enabling Component
- Analog Signals Are Autostitched
- Analog Interface (AI) is Instantiated and Can Be Fully Configured inside SmartDesign
- ACM Configuration File is Output to SoftwareExport for Application Use



CoreAl

Analog Interface

- CoreAI Brings Cortex-M1 and Fusion Together
 - Available FREE as Part of SysBASIC IP
 - Configurable IP Block (150-460 tiles)
 - Simplifies Fusion Analog Interface to Cortex-M1
- Advantages for Designers
 - Parameterizable Control of Fusion Analog Block (AB) and I/O
 - Controlled by Cortex-M1 via APB Bus



CoreAl Features


- APB Slave
 - Connect to CoreAPB
- Instantiates Analog Block (AB)
- Configure via Dialog Box
 - Define How Analog Pins Are Used (0V to 4V Input, Current Monitoring, Temperature Monitoring, ...)
 - Has Implications for Required Connections to Top-level Analog Pads
- "AnalogPads" Port on CoreAI Groups All Connections to Analog Pads




CoreAI Connections

AnalogPads Bus

- AnalogPads Contain 47 Individual Signals...
 - Route Connection to AnalogPads to Top Level of Your Design
 - Bus Connection to AnalogPads Labelled "AnalogPads" in Example Below
 - Possible to Connect Signals Individually Not Advised!







CoreAl Configuration Dialog

IF	Configuring COREAI_0					
	Configuration					^
	ACM clock divider:	PCLK / 2		~		≣
	Internal temperature monitor:	Disabled		~		
	Interrupt out line:	Disabled		~		
	Interrupt output polarity:	Active high		*		
	Quad 0					
	AVO input: OV to 8V analog in	iput 🔽	AC0 input:	Disabled	~	
	AT0 input: Disabled	~	AG0 output:	Disabled	~	
	Quad 1					
	AV1 input: Disabled	~	AC1 input:	Disabled	¥	~
					ОК	Cancel

- ACM Clock Divider PCLK Divided by 2, 4, 8 or 16
 - ACM Clock Frequency Must Not Exceed 10 MHz
- Internal Temperature Monitor Enable/Disable
- Interrupt Enable/Disable
- Interrupt Polarity Active-high/Active-low



CoreAl Configuration Quad Settings

IP Configuring COREA	_0					
Configuration						<u> </u>
ACM clock divider:	ACM clock divider: Internal temperature monitor:			~		=
Internal temperat				~		_
Interrupt out line	Interrupt out line:			~		
Interrupt output p	Interrupt output polarity:		Active high			
Quad 0						
AV0 input:	OV to 8V analog in	put 🔽	AC0 input:	Disabled	~	
AT0 input:	OV to 12V analog input OV to 8V analog input OV to 4V analog input OV to 2V analog input OV to 1V analog input OV to 0.5V analog input		AG0 output:	Disabled	~	
-Quad 1						
AV1 input:			AC1 input:	Disabled	~	~
	OV to 0.25V analo OV to 0.125V anal				ОК	Cancel

- 10 Analog Quads (Quad 0 to Quad 9)
 - Analog Quad => 4-channel System for Pre-conditioning Analog Signals before Passing to ADC for Conversion into Digital Signal
 - Quads Can Be Configured via CoreAI Configuration Dialog



CoreAl Configuration

Additional Options

Real-Time Clock Usage	IP Configuring COREAI_0					
Select 'Yes' or 'No'						
VAREF Selection	Use Real Time Clock: No 🔽					
Internal 2.56v Reference	ADC					
Voltage brought out on VAREF Pin	VAREFSEL input control: Fixed					
	Fixed VAREFSEL value: Output 2.56V int ref on VAREF					
ADC Resolution Control Fixed (8-bit, 10-bit, or 12-bit)	ADC MODE control: Register controlled					
or selectable via register	ADC MODE fixed value: 10-bit					
TVC Control	TVC[7:0] pins control: Register controlled					
Clock divider fixed or	TVC[7:0] fixed value: 0					
selectable via register	STC[7:0] pins control: Register controlled					
STC Control	STC[7:0] constant:					
Sample time fixed or selectable via register	Use ADC conversions FIFO: No					
ADC FIFO Control	ADC FIFO almost empty value: 0					
Select 'Yes' or 'No' and	ADC FIFO almost full value: 0					
almost full/empty values	APB					
APB Interface Width 16 bits (Fixed)	APB interface width: 16 bits 💌	<u> </u>				
	ОК	Cancel				




CoreAhbNvm, CoreAhbSram, CorePWM


- CoreAhbNvm (Fusion Only)
 - AHB Slave Providing Access to Nonvolatile (Flash) Internal Memory on Fusion Device
 - Configure Size (256KB, 512KB or 1MB) in SmartDesign
- CoreAhbSram (Fusion and ProASIC3/E)
 - AHB Slave which Allows AHB Master (Cortex-M1) to Access Internal SRAM
 - Size (2KB, 10KB, 14KB or 28KB) Configured in SmartDesign
 - (2KB of Internal SRAM Reserved for Cortex-M1)
- CorePWM (Any Family)
 - Not Fusion-specific but Has "Analog Flavor"
 - APB Slave Providing up to 8 Pulse-Width-Modulation Outputs (Motor Control, Tone Generation)



SmartDesign Files in Libero Libero Project Complete - 1



SmartDesign Files in Libero Libero Project Complete - 2






Bus-Functional Models

Actel Corporation © 2009

SoC Testing with BFM





BFM Features

- Allows User to Test Integration of Subsystem
 - Test that All Peripherals Can Be Accessed
 - Test Address Decoding and Bus Connections
- Pin-compatible with Cortex-M1 Processor Core
 - Primarily AMBA Interface
- Models Big-/Little-endian Operation
- BFM Includes Timing Shell
 - Facilitates Back-annotation of Delay Information during Post-synthesis Simulation
- Support for Interrupts



BFM Test Script

- SmartDesign Generates 'Connectivity Testing' BFM Test Script
 - HDL- and Simulator-independent

```
# write to ssram resource (offset 20)
 User Can Extend Test Script
                                           write w ssram 0x20 0x55555555
     • Write Specific Values to Control Registers of a Peripheral
                                           # read back from same location

    Read Status Registers and Verify

                                           # (expect same data)
        against Expected Data
                                           read w ssram 0x20 0x5555555
                                           # write to flash resource (offset 100)
  Uses User-specified Resource
write h flash 0x100 0xaaaa
   Names for Ease of Understanding
                                           # read back from same location
                                           # (expect same data)
                                           read h flash 0x100 0xaaaa
```




Cortex-M1 Signals Modeled by BFM

- General
 - NSYSRESET
 - SYSCLK
 - RESETn
- AMBA AHB Bus
 - HADDR
 - HSIZE
 - HTRANS
 - HWRITE
 - HWDATA
 - HRDATA
 - HBURST
 - HMASTLOCK
 - HPROT
 - HREADY
 - HRESP
- TCM Interface
- Embedded Trace Interfaces Are NOT Modeled by BFM
 - Often These Are Not Used Anyway!



SoC System Testbench

- SmartDesign Output (Black)
- User Adds Modules, Tasks (Blue)
- BFM Is Embedded within SoC (Red)





BFM Log Output

BFM Outputs Log Messages to Simulator (ModelSim) Console

write to ssram resource (offset 20) # read back from same location read data = 55555555, as expected # write to flash resource (offset 100) Write aaaa to offset 100 in flash # read back from same location read data = aaaa, as expected # Wait for ARM interrupt Interrupt detected Write 22 to offset 4 in videoCodec # read back from same location Error in read of videoCodec Expected 22, actual value 20






BFM Scripts

Actel Corporation © 2009

Top-Level BFM Script

subsystem.bfm



BFM Scriptlet Example CoreAhbSram scriptlet.bfm

Resource: CoreAhbSram # Instance: VAR resource # BFM scriptlet for CoreAhbSram # Test byte/halfword/word writes and reads write w VAR resource 0x0 0x12345678 readcheck w VAR resource 0x0 9x12345678; write kVAR_resource)x0 0x9a; readcheck w VAR resource 0x0 0x1234569a; readcheck b VAR resource 0x0 0x9a; readcheck b VAR resource 0x1 0x56; readcheck b VAR resource 0x2 0x34; readcheck b VAR resource 0x3 0x12; readcheck h VAR resource 0x0 0x569a; readcheck h VAR resource 0x2 0x1234; write b VAR resource 0x1 0xbc; write b VAR resource 0x2 0xde; write b VAR resource 0x3 0xf0; readcheck w VAR resource 0x0 0xf0debc9a; write w VAR resource 0x4 0xaabbccdd; readcheck h VAR resource 0x6 0xaabb;

- VAR_resource Is Dummy Instance Name
- Actual Name Is Referenced in subsystem.bfm



BFM Script Command write

Function

 BFM Performs Write to Specified Offset within Memory Map of Specified Resource

Syntax

write width resource_name byte_offset data;

where

width – W (Word), H (Halfword), B (Byte)

resource_name - User-defined Resource Name

byte_offset - Hex Offset from Resource Address Base

data - Hex Value of Data to Be Written

Example

write W VideoCodec 20 11223344;



BFM Script Command

Function

 BFM Performs Read from Specified Offset within Memory Map of Specified Resource

Syntax

read width resource_name byte_offset;
 where
width - W (Word), H (Halfword), B (Byte)
resource_name - User-defined Resource Name
byte_offset - Hex Offset from Resource Address Base

Example

read W VideoCodec 20;



BFM Script Command

Function

 BFM Performs Read from Specified Offset within Memory Map of Specified Resource

Syntax

readcheck width resource_name byte_offset data;

where

width – W (Word), H (Halfword), B (Byte)

resource_name - User-defined Resource Name

byte_offset - Hex Offset from Resource Address Base

data - Hex Value of Expected Data

Example

readcheck W VideoCodec 20 11223344;



BFM Script Command

Function

• BFM Stalls (Doesn't Initiate Any Bus Transactions) for Specified Number of Clock Periods

Syntax

```
wait num_clock_ticks;
```

where

num_clock_ticks - Number of Clock Cycles that BFM Stalls

Example

wait 20;



BFM Script Command

- Function
 - Continuously Reads Specified Location until Requested Value Is Obtained
- Syntax

```
poll width resource_name byte_offset data_bitmask;
```

where

```
width - W (Word), H (Halfword), B (Byte)
```

```
resource_name - User-defined Resource Name
```

```
byte_offset - Hex Offset from Resource Address Base
```

- data_bitmask Bitmask Is ANDed with Read Data and Result Is Compared with Bitmask Itself
- If Equal, Poll Command Is Complete
- If Not Equal, Polling Continues

```
Example
```

```
poll W VideoCodec 40 567890AB;
```



Accessing Peripheral Locations

- Writes / Reads to Memory Locations Are Valid Accesses
 - Example CoreAHBSram
- Writes / Reads to Meaningful Register Addresses Have the Desired Effect on a Peripheral
 - Register Locations Have Specific Meanings in Core
 - Example CoreTimer Used in Lab
- Reads to Unused Register Addresses Still Return Data Written …
 - ... even if No Actual Register Is Present
 - NO Checking for Invalid Addresses





Modifying Test Scripts

Actel Corporation © 2009

User Modifications

- Users Can Modify subsystem.bfm or Scriptlets to Add New Tasks or Test Additional Functionality
- BFM Scripts Are Overwritten When Core is Re-generated in SmartDesign



User Modifications Scriptlets

Open File in Libero HDL Editor and Add New Tasks

- Perform "Save As" on Modified Scriptlet
 - Name Convention: <peripheral_name>_scriptlet.bfm

Modified Scriptlet Saved as CoreTimer_user_scriptlet.bfm

#		
# Resource: Core	eTimer	
# Instance: VAR_	_resource	
#		
write W VAR	_resource 0x	:00 0x00000100;
readcheck W VAR	_resource 0x	:00 0x00000100;
readcheck W VAR	_resource 0x	:04 0x00000100;
write h VAR_	_resource 0x	:0C 0x0001;
readcheck h VAR	_resource 0x	:0C 0x0001;
write h VAR_	_resource 0x	:08 0x0003;
readcheck h VAR	_resource 0x	08 0x0003;
poll b VAR_	_resource 0x	:014 0x01;
read h VAR_resou	arce 0x04;	
write h VAR_	_resource 0x	:10 0x1234;



User Modifications subsystem.bfm

Modify subsystem.bfm to use Modified Scriptlets


• Perform "Save As" on Modified File

	<pre># # Memory Map # Define name and base address of each resource. #</pre>
	<pre>memmap CoreAhbSram_00 0x0000000; memmap CoreAhbSram_01 0x10000000; memmap CoreGPIO_00 0xc2000000; memmap CoreUARTapb_00 0xc3000000; memmap CoreTimer_00 0xc4000000;</pre>
	# # Include resource scriptlets #
Use modified scriptlet 🥿	<pre>include CoreAhbSram CoreAhbSram_00; include CoreAhbSram CoreAhbSram_01; include CoreGPIO CoreGPIO_00; include CoreUARTapb CoreUARTapb_00; include CoreTimer_user CoreTimer_00;</pre>



Modified BFM Files in Libero

Files Appear Under User Files After "Save As"



Modified Files appear under User Files in Libero






Simulation

Actel Corporation © 2009

BFM Log Output

 BFM Outputs Log Messages to ModelSim Transcript Window





BFM Simulation Errors and Error Messages


BFM Simulation Error Messages Reference bfmCompile.log

A Transcript	
<u>Eile E</u> dit <u>V</u> iew <u>W</u> indow	
Transcript : /////	÷ 6
] 🗋 😅 🔚 🎒 🕌 🈂 😂 🕴 🗰 🏙 😂 😂 🖌 👫 🛸 🧞	
# Loading presynth.coreuartapb_111(coreuartapb_oi0)	
# Actel CoreMP7 Bus Functional Model (BFM)	
#	
# Time: 0 ps_Iteration: 0 Process: /testbench/soc_top_0/um7a3pdksoc/coremp7_00/u_a7sbfm/bfm_11ll File: C:/Actelprj/Soc SOC/coreconsole/common/A/5/bfm/rtl/vhdl/a7sBFM.vhd	🖃 🖂 User Files
# Break in Process bfm_11II at C:/Actelpri/SoftConsole_lab/VHDL/FAE07_M7SOC/coreconsole/common/A7S/bfm/rtl/vhdl/a7	sBFM.v Block Symbol Files
] 🗛 Transcript	→ Schematic Files
	Stimulus Files
bfmCompile.log displays error messages	i Simulation Files
Drucomprie. 109 displays er or messages	
CoreMP7 Compiler v2.0	ru n.do subsystem_i.bfm
Error: CoreMP7 BFM Compile: "subsystem_i.bfm"	
Line 47: Invalid command on bus cycle 4	Synthesis Files
CoreMP7 BFM Compile: 1 error(s) encountered	Physical Synthesis Files Image: Physical Synthesis Files
Please fix BFM script and re-run simulation	
	E Hierarchy 💽 Files



Initial BFM Simulation

By Default Only nsysreset and sysclk Appear in the Wave Window





Viewing All Cortex-M1 Signals Option 1 – Change Top-Level Instance

Project Settings			×	1
Device Flow Simulation				
ModelSim options	Name	Value		
DO File Waveforms	Use automatic DO File	N		
Usim command	User defined DO File			
ProASIC3	Simulation runtime	10 ms		
	Testbench module name	testbonch		Use DUT
	Top level instance name in the testbench	topcore_0)	Instance
	do command			
	parameters Generate VCD file	Γ	- 1	
		- 192 al	_	
	VCD file name	power.vcd		
			Default	
	ОК	Cancel	Help	



Viewing All Cortex-M1 Signals Option 2 – Include Wave File

Project Settings			2	×
Project Settings Device Flow Simulation □ ModelSim options □DO File Waveforms Vsim command Ubraries □ ProASIC3 ProASIC3	Name Include DO File Included DO File Display waveforms for Log all signals in the design	Value Value ./wave2.do		Add Custom .do File
	OK	Cancel	Default	



BFM Simulation

Svstem

Edit View Insert Format Tools V	a farmer a		
😂 🖬 🍯 👗 🖻 🛍 😂 😂 🖊 🖺 🦷	. 🛛 🕸 🛗 🛺 🛣	[] ↑] IT 100 ps 🖞 IL II IL ?) (?) 🛐 🛐 💽 🖳 @, Q, Q, 🕵 IX ≫ 🐔 .A, 🔉 Ҽ ป	
/testbench/tst_bfm_mod_0/hclk		ՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠ	wл
/testbench/tst_bfm_mod_0/data_out_gpio	1001100110011001	00000000000000000000000000000000000000	
/testbench/tst_bfm_mod_0/memif_flashcsn /testbench/tst_bfm_mod_0/memif_flashcenn			
/testbench/tst_bfm_mod_0/meniii_nashbenini /testbench/tst_bfm_mod_0/meniii_flashwenn	-		
/testbench/tst_bfm_mod_0/memif_memaddr			
/testbench/tst_bfm_mod_0/memif_memdataoenn	0	الكالمان المتحا متعاد فنصد فتخت لتخذن فتخذ فحت المتحا متعاد فخذ فالمراجع	
/testbench/tst_bfm_mod_0/memif_memdataout	000000000000000000000000000000000000000	000000000000000000000000000000000000000	
/testbench/tst_bfm_mod_0/memif_memreadn /testbench/tst_bfm_mod_0/memif_memwriten			
/testbench/tst_bfm_mod_0/memir_memwitten	1		
/testbench/tst_bfm_mod_0/memif_srambyte1n	1		
🔸 /testbench/tst_bfm_mod_0/memif_srambyte2n	1		
/testbench/tst_bfm_mod_0/memif_srambyte3n			
/testbench/tst_bfm_mod_0/memif_sramcsn /testbench/tst_bfm_mod_0/memif_sramoenn			
/testbench/tst_bfm_mod_0/memif_sramwenn			
/testbench/tst_bfm_mod_0/tx_uart	1		
/testbench/tst_bfm_mod_0/bus_00_haddr	000000000000000000000000000000000000000	ασσοσοσοφοσοσο	
/testbench/tst_bfm_mod_0/bus_00_hburst			
/testbench/tst_bfm_mod_0/bus_00_hprot /testbench/tst_bfm_mod_0/bus_00_hrdata	525×52.207		
/testbench/tst_bfm_mod_0/bus_00_hready	1	aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa	
/testbench/tst_bfm_mod_0/bus_00_hresp	00		
/tcstbcnch/tst_bfm_mod_0/bus_00_hsize		000) α++ (q10) 000q), 1000) 1000) 2010), 2010), 2010), 2010) α++ (q10)	
/testbench/tst_bfm_mod_0/bus_00_htrans			
/testbench/tst_bfm_mod_0/bus_00_hwdata /testbench/tst_bfm_mod_0/bus_00_hwrite	×*************************************		
/testbench/tst_bfm_mod_0/bus_00_abort	n l		
/testbench/tst_bfm_mod_0/bus_01_addr	00000000000000000		
/testbench/tst_bfm_mod_0/bus_01_clk	1	ՠՠֈՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠֈՠՠՠ	wл
/testbench/tst_bfm_mod_0/bus_01_clken	1		
/testbench/tst_bfm_mod_0/bus_01_dbgtcken /testbench/tst_bfm_mod_0/bus_01_dbgtdi	U 11		
/testbench/tst_bfm_mod_0/bus_01_dbgtdo	0		
/testbench/tst_bfm_mod_0/bus_01_dbgtms	U		
🧇 /testbench/tst_bfm_mod_0/bus_01_dbgntdoen 👘	0		
/testbench/tst_bfm_mod_0/bus_01_dbgntrst	1		
 /testbench/tst_bfm_mod_0/bus_01_lock /testbench/tst_bfm_mod_0/bus_01_prot 	U 01		
<pre>/testbench/tst_bfm_mod_0/bus_01_plot</pre>	000000000000000000000000000000000000000		
<pre>/testbench/tst_bfm_mod_0/bus_01_size</pre>	×		
/testbench/tst_bfm_mod_0/bus_01_trans	00	(00 X10 X00 X00 X00 X00 X00 X00 X00 X00 X	
/testbench/tst_bfm_mod_0/bus_01_wdata	×*************************************		
 /testbench/tst_bfm_mod_0/bus_01_write /testbench/tst_bfm_mod_0/bus_01_nfig 	1		
/testbench/tst_bfm_mod_0/bus_01_ning	1		
/testbench/tst_bfm_mod_0/bus_01_nreset	1		
/testbench/tst_bfm_mod_0/bus_02_hrdata	000000000000000000000000000000000000000		
Now	7750100 ps	in in the second s	min
Cursor 1		ius 2us 3us 4us 5us 6us 7us Ope	



BFM Summary

- Allows User to Test Integration of Subsystem
 - Tests that All Peripherals Can Be Accessed
 - Tests Address Decoding and Bus Connections
- Includes ARM Cortex-M1 Processor Core
 - AMBA Interface
 - Memory (TCM) Interface
- Includes Timing Shell
 - Facilitates Back-annotation of Delay Information during Postsynthesis Simulation





Cortex-M1 Development Tools

Actel Corporation © 2009

Cortex-M1 Ecosystem Support

- Actel Tools
 - Libero Integrated Design Environment
 - SoftConsole Program Development Environment
- Compilers and Debuggers
 - ARM RealView Developer Suite
 - C Compiler, Debugger, Instruction Set Simulator
 - Keil –Compiler, Debugger
 - IAR Compiler, Debugger
 - CodeSourcery GNU/GDB
- RTOS
 - µC/OS-II Micrium






Tools by ARM®





Actel Processor Design Flow




198

Actel Corporation © 2009


Hardware Design

- Design Creation
 - SmartDesign
 - Free Processor IP
 - Add FREE Peripherals
 - Add non-Processor IP
- Design Implementation
 - Synplify Synthesis
 - Modelsim Simulation
 - Designer FPGA Layout
- Design Analysis
 - Timing Analysis
 - Power Analysis





Software Development






SoftConsole v2.2 Processor SW Development

FREE Software development environment

- Eclipse-based IDE easy user interface
- Supports Cortex-M1, CoreMP7, Core8051/s
- Can be downloaded from www.actel.com
- C/C++ programming and debug
 - CodeSourcery G++ ARM tools
 - SDCC 8051 compiler
 - Programming and debug with Actel's FlashPro3
- Can import existing code
 - Open platform for application development
- Support for RTOS and stacks
 - uC/OS-II
 - TCP/IP, USB, IPMI








SoftConsole Features

- Tools
 - C/C++ Programming
 - Debugging
 - Disassembly
 - Signals
 - Evaluation of Expressions at Runtime
- Intelligent Software Analysis
 - Citing Points of Declaration and Definition
 - Source Code Outlining
 - Syntax Highlighting and Comment Toggling
 - Code History for Tracking Changes
 - Code Assist Mode
 - Source Code Completion to Avoid Syntax Errors
 - Code Templates to Auto-insert Standard Code
 - Examples switch Statement and try/catch Block





SoftConsole Eclipse IDE

- Provides Open Platform for Application Development Tools
 - Implemented in Java for Easy OS Migration
- Tight Integration of Tools
 - CodeSourcery Sourcery G++ ARM Tools
 - FS2 FlashPro3 In-Target System Analyzer
- Simple User Interface
 - Supports All Levels of Development
 - Coding, Debugging, Disassembly, Edit & Recompile
 - Builds Applications with Minimal User Effort
- Existing Code Can Be Imported and Built in New SoftConsole Project



SoftConsole GNU C/C++ Compiler

- Extensive Intelligent ARM Optimization
 - Built from CodeSourcery G++ GNU/GDB
- Includes Many Features Useful for Embedded Systems
 - Powerful inline assembly syntax
 - Comprehensive linker script language permitting exact placement of code and data
- Large Developer Base Results in Tool Stability
- ISO C and C++ Language Support
 - Complete runtime libraries
 - Aggressive code usage analysis and syntax warnings
 - Supports ARM EABI for better portability



SoftConsole GDB Debugger

- Support for Source- and Assembly-level Debugging
- Live Debugging of New Code
 - In an FPGA or in the GDB ARM simulator
- Breakpoints Can Occur When Conditions Are Met
- Intelligent Access to Hardware
 - Register banks and memory ranges
 - Hover over a variable to read its current value
 - Current stack frame displayed while debugging
- Evaluation of Expressions at Runtime



On-Chip Debugging via FlashPro3

- Download and Debug Executable Programs to Cortex-M1 Development Kits using FlashPro3
 - No RealView ICE Micro Edition (RVI-ME) required
 - Reduces Pin Count
 - Utilizes Dedicated FPGA JTAG Pins via UJTAG versus GPIO RVI-ME Configuration (10 Pins)
- Full Debugging of Code on Remote Target
 - View Internal Registers, Memory Locations, Variables, etc.
- Uses Same Interface as Instruction Set Simulator
 - Only One Tool to Learn





SoftConsole Requirements

- Licensing
 - SoftConsole Is Open Source
 - Free download from Actel's web site
 - Individual Licenses for SoftConsole Elements Are Presented in Installation Agreement
- Supported Platforms
 - Microsoft Windows US Version
 - Windows 2000 with SP4
 - Windows XP SP2 (Professional Version Only)
- System Requirements
 - 1.0 GHz Pentium-class Processor
 - 400MB Available Disk Space
 - 128 MB System RAM
 - 1024x768 Video Resolution






- Cortex-M1 port can be downloaded for FREE
 - Open source model

Micrium µC/OS-II

- To use for evaluation and development
- License (\$4K) required to use in an application that is sold
- License is Royalty-Free
- #2 Commercial RTOS
 - Used in 1000s of products all over the world
 - Real-time kernel
 - Scalable and ROMable
 - 5K to 20K bytes code, 1K to 3K bytes data (Cortex-M1)
 - Provides standard services
 - Semaphores, message mailbox, queues, task & time management
- Available Micrium Stacks
 - uC/TCP-IP (Ethernet)
 - uC-FS (File System for embedded applcations)
 - uC/GUI (efficient GUI for any application with an LCD)
 - uC/USB (USB device or host controller)
 - uC/CAN (CAN protocol framework)
 - uC/FL (Flash loader for embedded update via PC)








RealView MDK (Keil)

- Now with full Support for Actel's Cortex-M1
 - Version 3.23a or later
 - Free eval download available
 - Full version costs \$4K
 - Features
 - <u>µVision</u> IDE, debugger and simulation environment
 - <u>RealView</u> industry-leading C/C++ compiler from ARM
 - <u>MicroLib</u> highly optimized run-time library
 - <u>Real-Time Trace</u> for Cortex-M3 processor based devices
 - Keil <u>RTX</u> deterministic Real-Time Operating System
 - Keil has written an app note on using the MDK with Actel's M1A3P SOC board
 - Includes several examples
 - Requires Keil's uLink probe for download and debug
 - Plugs into 20-pin header on Actel boards Introduction to Cortex-M1 v1.8





ARM Cortex-M1 Development Kits

Kit Name	Status	Ordering Code	Device Supported	Price
ARM Cortex-M1 IGLOO Development Kit	Production	M1AGL1000-DEV-KIT	M1AGL1000V2-FGG484	\$340
ARM Cortex-M1 ProASIC3L Development Kit*	First Article	M1A3PL-DEV-KIT	M1A3P1000L-FGG484	\$370
Fusion Embedded Development Kit	Production	M1AFS-EMBEDDED-KIT	M1AFS1500-FGG484	\$199
Fusion Advanced Development Kit *	First Article	M1AFS-ADV-DEV-KIT	M1AFS1500-FGG484	\$650


*First Customer Ship on track for April 09



M1AGL and M1A3PL Development Kit



Fusion Embedded Development Kit



Fusion Advanced Development Kit




Fusion Embedded Development Kit

- Develop designs using
 - Fusion Mixed-Signal FPGA
 - M1AFS1500-FGG484
 - Cortex-M1 embedded processor
 - 8051s embedded processor
 - Ethernet applications
- The development kit includes
 - Low Cost Programming Stick
 - Libero IDE
 - Free Libero IDE Gold license
 - SoftConsole for Compile/Debug
 - On Chip Program and Debug
 - User's guide and tutorial
 - Example designs
 - PCB schematics and layout files
- Ordering code
 - M1AFS-EMBEDDED-KIT @ \$199



Fusion Embedded Development Board Features

- RoHS compliant
- 10/100 Ethernet interface
- USB-to-UART interface
- I2C interface
- Built-in temperature monitor
- Voltage potentiometer
- RealView debug header
- OLED 96x16 pixel display
- 4,000,000 SRAM





Where Can I Learn More?

- ARM Website
 - Cortex-M1 Technical Reference Manual
 - http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0413c/
 - ARMv6-M Architecture Reference Manual
 - http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0413c/
 - ARM and Thumb-2 Instruction set Quick Reference Card
 - http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0413c/
- Actel Cortex-M1 User's Guide
 - Generate from SmartDesign

	<u>Cortex-M1</u> Handbook	ARMv6-M Architecture Reference Manual	Cortex [*] -M1 Revision: r0p1 Technical Reference Manual
Important statut 0 100 K A Statut, Built, Statut, Sta			



Cortex-M1 Summary

- Cortex-M1 Allows Designers to Benefit from Hassle-free, Industry-standard ARM Architecture
 - Optimized for Use in M1 Devices (ProASIC3/E, IGLOO/e & Fusion)
- Actel FPGA Tools Offer Seamless Development Flow
 - Libero, SmartDesign, Dev Kit Hardware Development Tools
 - SoftConsole with GNU Software Development Tools
 - RealView and Third-party Ecosystem Support
- Brings Flexibility and Fast Time to Market to System-level Designs





Reference


Lab Simulation Results

Actel Corporation © 2009



Lab Simulation Results

Cortex-M1 Subsystem



POWER MATTERS

Cortex-M1 Subsystem

CortexM1Top_0 Subsystem

Master(s) on this bus:

• CortexM1Top_0

Base Address			
NoRemap	SwapSlots0and1		
0x00000000	0x10000000		
0x10000000	0x00000000		
0x20000000			
0xc2000000			
0xc3000000			
0xc4000000			
0xcf000000			
	NoRemap 0x00000000 0x10000000 0x20000000 0xc2000000 0xc3000000 0xc4000000		



CoreTimer Register Memory Map

CoreTimer_0 : RegisterMap Memory Map

range: 0x01000000

Address	Туре	Width	Reset Value	Name	Description
base address + 0x00	read-write	32	0x00000000	<u>TimerLoad</u>	
base address + 0x04	read-only	32	0xFFFFFFFF	<u>Timer∀alue</u>	
base address + 0x08	read-write	32	0x00	<u>TimerControl</u>	
base address + 0x0C	write-only	32	0x0	<u>TimerPrescale</u>	
base address + 0x10	write-only	32	0х0	<u>TimerIntClr</u>	
base address + 0x14	read-only	32	0х0	<u>TimerRIS</u>	
base address + 0x18	read-only	32	0х0	<u>TimerMIS</u>	

back to CortexM1Top_0 Memory Map



subsystem.bfm Explanation

<pre># # Memory Map # Define name and base address of each res #</pre>	source.
<pre>memmap CoreMemCtrl_00 0x00000000; memmap CoreMemCtrl_00 0x10000000; memmap CoreGPIO_00 0xc2000000; memmap CoreTimer_00 0xc4000000; memmap CoreRemap_00 0xcf000000;</pre>	System memory map – Syntax: resource_name base_address
# # Include resource scriptlets #	
<pre>#include CoreMemCtrl CoreMemCtrl_00; #include CoreMemCtrl CoreMemCtrl_00; #include CoreGPIO CoreGPIO_00; include CoreTimer_lab CoreTimer_00; #include CoreRemap CoreRemap_00;</pre>	Specifies which scriptlet to run and base address for peripheral (see above for address) Here only CoreTimer_lab_scriptlet.bfm will be executed; all others are commented out Note that "_scriptlet.bfm" is not required

Execute CoreTimer_lab_scriptlet.bfm with base address 0xc4000000 for CoreTimer



CoreTimer_lab_scriptlet.bfm

Explanation

write W VAR_resource 0x00 0x00000100;

readcheck W VAR_resource 0x00 0x00000100; readcheck W VAR_resource 0x04 0x00000100; write h VAR_resource 0x0C 0x0001;

readcheck h VAR_resource 0x0C 0x0001; write h VAR_resource 0x08 0x0003; readcheck h VAR_resource 0x08 0x0003; poll b VAR_resource 0x014 0x01; read h VAR_resource 0x04; write h VAR_resource 0x10 0x1234; interrupt

poll b VAR_resource 0x014 0x01; read h VAR_resource 0x04; write h VAR_resource 0x10 0x1234; interrupt poll b VAR_resource 0x014 0x01; read h VAR_resource 0x04; write h VAR_resource 0x10 0x1234; interrupt #write 0x00000100 to TimerLoad register #load a starting count in the timer #read TimerLoad register; expect 0x00000100 #read TimerValue register; expect 0x00000100 #write 0x0001 to TimerPrescale register #set counter clock rate (PCLK ÷ 4) #read TimerPrescale register; expect 0x0001 #write 0x0003 to TimerControl register #read TimerControl register; expect 0x0003 #read TimerRIS register; wait until bit 0 = 1 #read TimerValue register #write TimerIntClr register to clear

#any write value clears the interrupt
#read TimerRIS register; wait until bit 0 = 1
#read TimerValue register
#write TimerIntClr register to clear

#poll TimerRIS register; wait until bit 0 = 1
#read TimerValue register
#write TimerIntClr register to clear

Syntax:

write width resource_name byte_offset data; read width resource_name byte_offset; readcheck width resource_name byte_offset data;



BFM Simulation ModelSim Transcript Window

A Transcript	
File Edit View Window	
Transcript	🗟 🗟
] 🗋 🚅 🖬 🚳 🛔 🖄 🗎 🛍 🖄 🗋 Help 💦 🦓 🗍 Help 🦳 🖓	
# Execution of BFM Script Started # N-cycle: Write 00000100 to address C4000000 # N-cycle: Read 00000100 from address C4000004 # N-cycle: Read 0000100 from address C4000004 # N-cycle: Read 0001 from address C4000000 # N-cycle: Read 0003 from address C4000008 # N-cycle: Read 0003 from address C4000008 # N-cycle: Read 0003 from address C4000008 # Polling address C4000014 for bitmask 01 # Poll completed - read 01 from address C4000014 # N-cycle: Read 0000 from address C4000004 # N-cycle: Read 0003 from address C4000014 # N-cycle: Read 0014 for bitmask 01 # Poll completed - read 01 from address C4000014 # N-cycle: Read 010 from address C4000014 # N-cycle: Write 1234 to address C4000014 # N-cycle: Read 00FF from address C4000014 # N-cycle: Read 00FF f	



IE wave - default File Edit View Add Forma	t Tools Window	
	°∎ <u>≏</u> ⊇ ⊇ /4 8	
↑ ← ≫ 📑 🛛 100 Messages	ps 🔶 💷 💷	
/testbench/syscik /testbench/nsysreset Timer Signals coretimer_00/pclk coretimer_00/psel coretimer_00/penable coretimer_00/pwrite	0 1 1 0 0 1 4	
 coretimer_00/pwdata coretimer_00/prdata coretimer_00/prdata coretimer_00/prdata cortexm1_00/hclk cortexm1_00/hclk cortexm1_00/hddr cortexm1_00/hburst cortexm1_00/hwrite cortexm1_00/hsize cortexm1_00/hprot cortexm1_00/hwdata 	12341234 00000000 1 1 00 00000000 001 X 0000 0000 X 0000 X X 0000 X X 0000 X X X 0000	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
cortexm1_00/hready cortexm1_00/hrdata cortexm1_00/irq cortexm1_00/nmi	1 00000000 0 213719.225 ns.	D0000000 D0000000 D0000000 D0000000 D00000000 D000000000 D000000000 D000000000 D000000000 D000000000 D000000000 D000000000 D000000000 D000000000000 D000000000 D000000000 D00000000000000 D000000000000000000000000000000000000
1206800 ps to 2413600 ps		▼19,225 ps Delta: 1

AHB write cycle – write 0x00000100 to CoreTimer TimerLoad register (0xc400000) Initiated by readcheck W VAR_resource 0x00 0x00000100; in CoreTimer_lab_scriptlet.bfm



📕 wave - default	
Eile Edit View Add Format Tools Window	
│ 🗋 🖨 🖶 🚳 👗 🖻 🛍 ଛି ି 😂 👭 🎥	:╚] ♥₩₽₽ ±±±±±±↓
🛧 ┿ 🖛 100 ps 븆 📑 💱 🔤	मा 🖬 📷
Messages	Address
//testbench/syscik 0 //testbench/nsysreset 1 //testbench/nsysreset 1	
coretimer_00/pclk 1	
coretimer_00/psel 0 coretimer_00/penable coretimer_00/pwrite 1 coretimer_00/paddr 4	
	00000000 x00000 x00000 x000000 x0000000 x000 x000
 cortexm1_00/haddr cortexm1_00/hburst cortexm1_00/hburst cortexm1_00/hwrite cortexm1_00/hsize cortexm1_00/hsize cortexm1_00/hprot cortexm1_00/hprot cortexm1_00/hprot cortexm1_00/hwdata cortexm1_00/hready cortexm1_00/hready cortexm1_00/hrdata cortexm1_00/hready 	00 10 <td< th=""></td<>
∠ ■ ● Now 213719.225 ns	
	1400 ns 1600 ns 1800 ns 2000 ns 2200 ns 2400 n ◀
	19,225 ps Delta: 1

APB write cycle (yellow) – write 0x00000100 to CoreTimer TimerLoad register

Note that paddr = 0x000 – CoreAHB2APB strips off the upper 8 address bits and drives the appropriate PSEL



wave - default Edit <u>V</u> iew <u>A</u> dd F <u>o</u> rmat	<u>T</u> ools <u>W</u> indow								
) 🚅 🖬 🎒 🐰 🖻 I	8 <u>2 -</u> M 8	- 🖧 🛛 🗳	M 🛺 🔀 🛛 🗜 占	Ҽ┓ӻӡѯӑ		¥ 3+ 🚿	Q Q Q Q		-
▶ ← → 📑 🗍 100									
Messages									
/testbench/sysclk	0	Innnh		Idaaaadaa	nnhnnnnh		nndnnnn		honoli
/testbench/nsysreset	1								
— Timer Signals ————									
Inter_00/pclk	1								
	0								ا کې کې کې کې
coretimer_00/penable	0								الاستعار
coretimer_00/pwrite coretimer_00/paddr	4						¥1		
<pre>coretimer_00/paddr coretimer_00/pwdata</pre>	4 12341234	00000000			X00000100		<u></u>)3 (00010001	
coretimer_00/prdata	00000000	00000000			<u></u>	00000)00000)00000		<u>)</u> يەر
oretimer_00/timint	1								
– CortexM1 signals ———									
I cortexm1_00/hclk	1								
<pre>provide contexm1_00/htmans</pre>	00	00		<u> (10</u>	<u> (10</u>		<u>)00 (10</u>	00 (10	
l→ cortexm1_00/haddr → cortexm1_00/hburst	00000000 001	00000000)C4000000	<u>XC4000004</u>		<u> </u>	<u>(C4000)</u> C4000 <u>)</u> C400000	182
cortexm1_00/hwrite	X	001							
cortexm1_00/hsize	oxx	000)0XX	010)001		
cortexm1_00/hprot	0000	0000		(0001					
📣 cortexm1_00/hwdata	XXXXXXXX			00000110				00010	
cortexm1_00/hready	1								
<pre> cortexm1_00/hrdata </pre>	00000000	00000000				,00000) <u>)</u> 00000 <u>)</u> 00000	. (00000000	<u>)00.</u>
<pre>L cortexm1_00/irq cortexm1_00/nmi</pre>	00000000	0000000							
Cortexinit_ooynini									
now Now	213719.225 ns	concerti	1400 ns	1600 ns	1800 r	n na chan a bhan an a	2000 ns	2200 ns	2400
	4 >	•	1100115	1000 115	10001	12	2000119	2200 113	2700
		19,225 ps Delta							

AHB read cycle – read CoreTimer TimerLoad register Initiated by write W VAR_resource 0x00 0x00000100; in CoreTimer_lab_scriptlet.bfm



a wave - default	
<u>file Edit View A</u> dd F <u>o</u> rmat <u>T</u> ools <u>W</u> indow	
☐	ਛਙ│ॖॐﷺᇕ◙│ऺऺॾऺॾॾॾॾ॔ॗॖॖॾॖॿॎख़ॾॗॗॾख़ॱख़ॗऀॖख़ख़ख़
🛧 🖛 If 100 ps 🝁 I⊥ II I	1 4 6 6 1 ±
Messages	
/testbench/nsysreset 1	
Timer Signals Timer Signals Overetimer_00/pclk	
<pre>coretimer_00/psel 0</pre>	
🔷 coretimer_00/penable 0	
💠 coretimer_00/pwrite 1	
➡ coretimer_00/paddr 4	
coretimer_00/prdata 00000000 coretimer_00/timint 1	00000000 (0000000 (000000 (000000 (000000
CortexM1 signals	
🔷 cortexm1_00/hclk 🛛 1	
	00000000 XC4000 XC4000 XC4000 XC4000 XC4000 XC4000 XC4000 XC400008
cortexm1_00/hburst 001 cortexm1_00/hwrite X	
cortexm1_00/hsize 0XX	
=	
cortexm1_00/hready 1	
← cortexm1_00/hrdata 00000000 ←	<u>00000000</u> 00000000 <u>0000000 00000000000</u>
cortexm1_00/nmi 0	
213719.225 ns	1400 ns 1600 ns 1800 ns 2000 ns 2200 ns 2400 n
1206800 ps to 2413600 ps Now: 213	,719,225 ps Delta: 1

APB read cycle (yellow) – write 0x00000100 to CoreTimer TimerLoad register Note that paddr = 0; prdata = 0x00000100



wave - default	Tala Inc.		. 🗆 🛛
Eile Edit View Add Format		╞╴┡╴│ॖ॑ॐﷺ▓▋ <mark>┟と</mark> ҼҼ┶ぇぇぇゟ゚ <u>ヽ</u> ゚ヽ ヽヽヽヽヽ	ъ
	3 \$ E 1 E 1 E 1	₩ ¹ ¹ ¹ ¹ ¹	
))) 2341234		
 coretimer_00/timint Cortex/M1 signals cortexm1_00/hclk cortexm1_00/htrans cortexm1_00/haddr cortexm1_00/hourst cortexm1_00/hwrite cortexm1_00/hwrite cortexm1_00/hsize 	1 10 10000000 1001 4 XXX	00 10 10 10 10 10 10 10 10 10 10 10 10 1	
cortexm1_00/hwdata X cortexm1_00/hwdata X cortexm1_00/hready 1 cortexm1_00/hrdata C		0000)0001 0000100 0000000 00000000 00000000 00000000 00000000 00000000	, <u>,,,,</u>
Now Now	213719.225 ns	1400 ns 1600 ns 1800 ns 2000 ns 2200 ns	2400 r
1206800 ps to 2413600 ps	Now: 213,7	,719,225 ps Delta: 1	

AHB idle cycle



Messages /testbench/sysclk 0 /testbench/nsysreset 1 Timer Signals coretimer_00/pclk 1 coretimer_00/psel 0 coretimer_00/penable 0	≥ M E B ♦ ₩ Ø E L E E 7) 77 mm 		12				
Messages /testbench/sysclk /testbench/nsysreset 1 Timer Signals coretimer_00/pclk 1 coretimer_00/psel 0 coretimer_00/penable 0			www.	nhunnhu	munn		
coretimer_00/pwrite 1 coretimer_00/paddr 4 coretimer_00/pwdata 12341234 coretimer_00/prdata 00000000 coretimer_00/itimint 1			Хооооотон)3)00010001 (00000000	
CortexM1 signals				4	X0 X10 XC 000 XC4000 X001	00 X10 Xc4000 Xc4000 Xc400	
cortexm1_00/hready cortexm1_00/hready cortexm1_00/hready cortexm1_00/hready cortexm1_00/hready cortexm1_00/hready cortexm1_00/hready 000000000000000000000000000000000000	COOD		001		00	00010))00
	19.225 ns	the contraction of the contracti	ends cycle	1800 ns	hrdata = 2000 ns	= 00000100 2200 ns	2400 r

AHB read cycle – read CoreTimer TimerValue register Initiated by write W VAR_resource 0x04 0x00000100; in CoreTimer_lab_scriptlet.bfm



😠 wave - default	
Eile Edit View Add Format Tools Window	╘╔╵╗╗┇╵╄╴╌╴╌╴╴╴╴╵╺╵╚╵┉╵┉┈┝
100 ps 🔶 🚉 💱	
Messages /testbench/sysclk 0 /testbench/nsysrest 1 Timer Signals 0 coretimer_00/pclk 1 coretimer_00/psel 0 coretimer_00/penable 0 coretimer_00/pddr 4 coretimer_00/pddr 12341234 coretimer_00/pddata 00000000 coretimer_00/prdata 00000000 coretimer_00/prdata 00000000 coretimer_00/prdata 00000000 coretimer_00/prdata 00000000 cortexm1_00/hclk 1 cortexm1_00/hclk 1 cortexm1_00/hburst 001 cortexm1_00/hburst 001 cortexm1_00/hburst 000000 cortexm1_00/hburst 0000 cortexm1_00/hburst 0000 cortexm1_00/hburst 0000 cortexm1_00/hburst 00000 cortexm1_00/hready 1 cortexm1_00/hready 1 cortexm1_00/hready 1	
Now 213719.225 ns	1400 ns 1600 ns 1800 ns 2000 ns 2200 ns 2400 r
	719,225 ps Delta: 1

APB read cycle (yellow) – write 0x00000100 to CoreTimer TimerLoad register Note that paddr = 4; prdata = 0x00000100

