



The Abdus Salam
International Centre for Theoretical Physics



2065-3

**Advanced Training Course on FPGA Design and VHDL for Hardware
Simulation and Synthesis**

26 October - 20 November, 2009


Digital CMOS Design (contd.)

Pirouz Bazargan-Sabet
LP6-Department ASIM
University of Pierre and Marie Curie VI
4, place Jussieu, 75252 Paris Cedex 06
France

Outline



Digital CMOS design



- Boolean algebra
- Basic digital CMOS gates
- Combinational and sequential circuits
- Coding - Representation of numbers

CMOS Circuits

How to implement Boolean functions
in CMOS technology ?

- A complex function cannot be implemented using a single gate
- Use a network of gates

Boolean network



CMOS Circuits

Example :

x	y	z	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$$f = \overline{x} \cdot y \cdot z + x \cdot \overline{y} \cdot \overline{z} + x \cdot \overline{y} \cdot z + x \cdot y \cdot \overline{z}$$

$$\begin{aligned} f &= (x+y+z) \cdot (x+y+\overline{z}) \cdot \\ &\quad (\overline{x}+\overline{y}+z) \cdot (\overline{x}+\overline{y}+\overline{z}) \end{aligned}$$

$$f = x \cdot (yz + \overline{y}) + \overline{x} \cdot (y \cdot z)$$

$$f = \overline{x} \cdot y \cdot z + x \cdot \overline{y} \cdot \overline{z} + x \cdot z$$

$$f = x \cdot \overline{y} + y \cdot z$$

There is not a unique expression



CMOS Circuits

Example :

x	y	z	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

Which gates should I use ?

Cell library


$$f = x \cdot \bar{y} + y \cdot z$$



CMOS Circuits

Example :

x	y	z	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1





Non-inverting gates do NOT exist

$$f = x \cdot \bar{y} + y \cdot z$$

CMOS Circuits

Example :

x	y	z	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1



CMOS Circuits

Example :

$$f = (\bar{x} + y) \oplus x$$

$$f = \overline{(\bar{x} + y)} \oplus \bar{x}$$



$$f = (\bar{x} + y) \cdot \bar{x} + (\bar{x} + y) \cdot x$$

$$f = \bar{x} + y \cdot \bar{x} + x \cdot \bar{y}$$

$$f = \bar{x} + x \cdot \bar{y}$$

$$f = \bar{x} + \bar{y}$$

$$f = \overline{x \cdot y}$$



CMOS Circuits

How to implement Boolean functions
with a gate network ?




- Which expression ?



CMOS Circuits

A function can be defined by its Truth table


- Karnaugh representation gives a minimal expression
Representation of the function in a space of dimension n



Representation of vectors' adjacency

CMOS Circuits

A Karnaugh table is represented in a flat 2-dimension table



	00	01	11	10
0			○	○
1				

vectors' adjacency

CMOS Circuits

Example :

x	y	z	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1


	00	01	11	10
0	0	0	0	1
1	0	1	1	1

xy
z



CMOS Circuits

Example :



	00	01	11	10	xy
0	0	0	0	1	
1	0	1	1	1	

z

$$f = x \cdot \bar{y} + yz$$

CMOS Circuits

Example :


	00	01	11	10	xy
00	0	1	1	1	
01	0	1	1	0	
11	0	1	0	0	
10	0	1	1	1	

zv

$$\bar{x} \cdot y + x \cdot \bar{v} + y \cdot \bar{z}$$


CMOS Circuits

Example :




CMOS Circuits

Example :

$$g = \bar{x} \cdot y \cdot z + y \cdot \bar{v} \cdot z + \bar{y} \cdot v$$

$$g = y \cdot z \cdot (\bar{x} + \bar{v}) + \bar{y} \cdot v$$

$$g = (\bar{\bar{y}} + \bar{z}) \cdot (\bar{x} \cdot v) + \bar{y} \cdot v$$



CMOS Circuits

How to implement Boolean functions
with a gate network ?

- Local optimization using Karnaugh tables


A design includes several Boolean functions



CMOS Circuits

Example :

$$g = (\overline{\overline{y}} + \overline{z}) \cdot (\overline{x} \cdot v) + \overline{y} \cdot v$$
$$f = x \cdot \overline{y} + y \cdot z$$




CMOS Circuits

How to implement Boolean functions
with a gate network ?

- Local optimization using Karnaugh tables

A design includes several Boolean functions

- Global optimization by sharing sub functions



CMOS Circuits

- Combinational logic
- Sequential logic



CMOS Circuits

- Combinational logic

The value of the output can be determined knowing the value of the inputs

- Sequential logic


The value of the output depends on the value of the inputs **and the history**

Notion of memory



CMOS Circuits

- Sequential logic




$$f(x_1, \dots, x_i, \dots, x_n, m_1, \dots, m_k, \dots, m_p)$$

$$m_k(x_1, \dots, x_i, \dots, x_n, m_1, \dots, m_k, \dots, m_p)$$

CMOS Circuits


- Sequential logic



Finite State Machine (FSM)


CMOS Circuits

- Finite State Machine



CMOS Circuits


Finite State Machine



Mealy FSM

CMOS Circuits

Finite State Machine




Moore FSM

CMOS Circuits

Memory :


Hold a data (0 or 1)

Write a data (0 or 1)



CMOS Circuits

Memory :



$$q = \overline{q_n} \quad q_n = \overline{q}$$
$$f = q = \overline{\overline{q}} \quad f(q) = q$$

$$\frac{\partial f^+}{\partial q} = f_{q1} \cdot \overline{f_{q0}} = 1$$

$$\frac{\partial f^-}{\partial q} = \overline{f_{q1}} \cdot f_{q0} = 0$$

q depends always on itself in a positive way


this dependency cannot be disabled

CMOS Circuits

Memory :

Hold a data (0 or 1)

Write a data (0 or 1)




s	q	\bar{q}_n
0	1	0
1	\bar{q}	\bar{q}_n



CMOS Circuits

Memory :



$$q = \overline{s \cdot q_n} \quad q_n = \overline{q}$$

$$f = q = \overline{s \cdot (\overline{q})}$$

$$f = \overline{s} + q \quad f = q + \overline{q} \cdot \overline{s}$$

$$\frac{\partial f^+}{\partial q} = 1 \cdot s = s$$

$$\frac{\partial f^-}{\partial q} = \overline{s} \cdot 0 = 0$$

if $s = 1$ q is a **positive** function of itself

if $s = 0$ q is a **combinational** function




CMOS Circuits

Memory :

Hold a data (0 or 1)

Write a data (0 or 1)




s	r	q	qn
0	1	1	0
1	0	0	1
1	1	q	qn
0	0	1	1

RS flip flop



CMOS Circuits

Memory :



$$q = \overline{s.q\bar{n}}$$

$$q\bar{n} = \overline{r.q}$$

$$f = q = \overline{s \cdot (\overline{r \cdot q})}$$

$$f = \overline{s} + (r \cdot q)$$

$$f = q \cdot (\overline{r+s}) + \overline{q} \cdot \overline{s}$$


$$\frac{\partial f^+}{\partial q} = s \cdot (\overline{s} + r) = s \cdot r \quad \frac{\partial f^-}{\partial q} = \overline{s} \cdot (\overline{\overline{s} + r}) = 0$$



CMOS Circuits

Synchronous Memory :

Write a data d when the clock $ck = 1$



s	r	q	\bar{q}
0	1	1	0
1	0	0	1
1	1	q	\bar{q}
0	0	1	1



if $ck \cdot d = 1$ $s = 0$

if $ck \cdot \bar{d} = 1$ $r = 0$

CMOS Circuits



Synchronous Memory :

Write a data d when the clock $ck = 1$



CMOS Circuits



Synchronous Memory :



data should not change in this period

CMOS Circuits

Memory :




s	r	q	qn
0	1	0	1
1	0	1	0
1	1	0	0
0	0	q	qn

RS flip flop

CMOS Circuits

Synchronous Memory :

Write a data d when the clock $ck = 0$



s	r	q	q_n
0	1	0	1
1	0	1	0
1	1	0	0
0	0	q	q_n



if $\overline{ck} \cdot d = 1 \quad s = 1$

if $\overline{ck} \cdot \overline{d} = 1 \quad r = 1$

CMOS Circuits

Synchronous Memory :



Write a data d when the clock $ck = 0$



CMOS Circuits

Synchronous Memory :



Write a data d on the rising edge of the clock ck



CMOS Circuits

Synchronous Memory :


Write a data d on the rising edge of the clock ck



CMOS Circuits

Synchronous Memory :



Write a data d on the rising edge of the clock ck



CMOS Circuits

Synchronous Memory :



Write a data d on the falling edge of the clock ck



CMOS Circuits

Synchronous Memory :


Write a data d on the rising edge of the clock ck when a condition is true (write enable)



CMOS Circuits

Synchronous Memory :



Write a data d on the rising edge of the clock ck when a condition is true (write enable)



CMOS Circuits

Synchronous Memory :



Write a data d on the rising edge of the clock ck when a condition is true (write enable)



CMOS Circuits

Synchronous Memory :


Write a data d on the rising edge of the clock ck when a condition is true (write enable)



CMOS Circuits

Synchronous Memory :

Write a data d on the rising edge of the clock ck when a condition is true (write enable)




delay → SKEW !



CMOS Circuits

Synchronous Memory :


Write a data q on the rising edge of the clock ck when a condition is true (write enable)



CMOS Circuits

Synchronous Memory :

Write a data q on the rising edge of the clock ck when a condition is true (write enable)



44 tr per register !!




CMOS Circuits

Memory : Latch

Hold a data (0 or 1)

Write a data (0 or 1)



10 tr per latch




CMOS Circuits

Memory : Latch

Hold a data (0 or 1)

Write a data (0 or 1)



short circuit !


5 tr per latch



CMOS Circuits

Synchronous Memory :


Write a data d when the clock $ck = 1$
when a condition is true (write enable)



CMOS Circuits

Synchronous Memory :



Write a data d on the falling edge of the clock ck



CMOS Circuits

Synchronous Memory :



Write a data d when the clock $ck = 1$



CMOS Circuits

Synchronous Memory :

Write a data d on the rising edge of the clock ck



CMOS Circuits

Synchronous Memory :

Write a data d on the rising edge of the clock ck

