Scientific Calendar Event



Home > Timetable > Session details
PDF | iCal

Digital Signal Processing with FPGA. A Design Example using the µLab Virtual Panel (constant multiplier and level shifter).

Place

Location: Mar del Plata - Argentina
Date: 31 Mar 10:00 - 11:00

Timetable | Contribution List

Displaying 1 contribution out of 1
Building timetable...

Organizers

Directors: A. Cicuttin, N. Abdallah, H. Larrondo, L. H. Tabares. LO: J. Finochietto, C. Gonzalez. ICTP LO: M.L. Crespo.