

Digital Signal Processing with FPGA. A Design Example using the μ Lab Virtual Panel (constant multiplier and level shifter).

Wednesday, 31 March 2010 10:00 (1:00)

Content

Summary

Primary author(s) : ANDRES AIRABELLA

Presenter(s) : ANDRES AIRABELLA

Session Classification : Digital Signal Processing with FPGA. A Design Example using the μ Lab Virtual Panel (constant multiplier and level shifter).