



2494-17

Workshop on High Performance Computing (HPC) Architecture and Applications in the ICTP

14 - 25 October 2013

Eurotech company overview and HPC division

G. Tecchiolli *Eurotech, Udine*





Workshop on HPC Architecture and Applications ICTP - Trieste

Giampietro Tecchiolli

Trieste - 2013 10 21

Agenda

- Introduction
- Beyond the Moore's Law
 - MIC Computing
 - GPU Computing
- Energy-Efficient Computing
 - RISC Architectures (ARM)
 - Reconfigurable Architectures (FPGA)





Eurotech company overview and HPC division





Eurotech Introduction Group Global Footprint



HPC division highlights

- The Eurotech HPC division focuses on designing, manufacturing, delivering and supporting high performance computing solutions
- More than 14 years of history of delivering supercomputing systems and solutions to industry and academia
- First worldwide company to market hot water cooled high performance computers. First hot water cooled HPC in the market delivered in 2009.
- R&D capabilities nurtured in house and through collaboration with the best universities and research centres in Europe: INFN, Julich, Revensburg, Daisy...
- Funding member of ETP for HPC







TRENDS IN HPC





Top500 trend





HPC Trend and Moore's Law



Scalar (CPU) vs Accelerated (ACC) computing

(i.e. Beyond the Moore's Law)





Top500 trend



Technology Outlook

Technology (High Volume)	45nm (2008)	32nm (2010)	22nm (2012)	14nm (2014)	10nm (2016)	7nm (2018)	5nm (2020)
Transistor density	1.75	1.75	1.75	1.75	1.75	1.75	1.75
Frequency scaling	15%	10%	8%	5%	4%	3%	2%
Vdd scaling	-10%	-7.5%	-5%	-2.5%	-1.5%	-1%	-0.5%
Dimension & Capacitance	0.75	0.75	0.75	0.75	0.75	0.75	0.75
SD Leakage scaling/micron	1X Optimistic to 1.43X Pessimistic						

45nm Core + Local Memory



Source: Stekhar Borkar, Intel Corp., Aug 2011

Energy per Operation



Source: Stekhar Borkar, Intel Corp., Aug 2011

Peak Exascale System Power Optimistic, with constraints



Source: Stekhar Borkar, Intel Corp., Aug 2011



Darpa Study 2008

(i.e. more Energy-Efficient Computing)



From Peter Kogge, DARPA Exascale Study



ACCELERATED COMPUTING



What is an Accelerator.

 A set (one or more) of very simple execution units that can perform few operations (with respect to standard CPU) with very high efficiency. When combined with full featured CPU (CISC or RISC) can accelerate the "nominal" speed of a system.





- Main approaches to accelerators:
 - ➤ Task Parallelism (MIMD) → MIC
 - ▷ Data Parallelism (SIMD) → GPU
 - Reconfigurable Devices









DATA Parallelism (SIMD)







GigaThread Engine (Grid)



SMX Processor & Warp Scheduler & Core



Warp Scheduler **Instruction Dispatch Unit** Instruction Dispatch Unit Warp 8 instruction 11 Warp 8 instruction 12 Warp 2 instruction 42 Warp 2 instruction 43 Warp 14 instruction 95 Warp 14 instruction 96 Warp 8 instruction 13 Warp 8 instruction 14 Warp 14 instruction 98 Warp 14 instruction 97 Warp 2 instruction 44 Warp 2 instruction 45





Type	More descrip- tive name	Closest old term outside of GPUs	Official CUDA/ NVIDIA GPU term	Book definition
\$110	Vectorizable Loop	Vectorizable Loop	Grid	A vectorizable loop, executed on the GPU, made up of one or more Thread Blocks (bodies of vectorized loop) that can execute in parallel.
ווון מוזאנו מרו	Body of Vectorized Loop	Body of a (Strip-Mined) Vectorized Loop	Thread Block	A vectorized loop executed on a multithreaded SIMD Processor, made up of one or more threads of SIMD instructions. They can communicate via Local Memory.
LIOUI	Sequence of SIMD Lane Operations	One iteration of a Scalar Loop	CUDA Thread	A vertical cut of a thread of SIMD instructions corresponding to one element executed by one SIMD Lane. Result is stored depending on mask and predicate register.
וווב מחלברו	A Thread of SIMD Instructions	Thread of Vector Instructions	Warp	A traditional thread, but it contains just SIMD instructions that are executed on a multithreaded SIMD Processor. Results stored depending on a per-element mask.
	SIMD Instruction	Vector Instruction	PTX Instruction	A single SIMD instruction executed across SIMD Lanes.
	Multithreaded SIMD Processor	(Multithreaded) Vector Processor	Streaming Multiprocessor	A multithreaded SIMD Processor executes threads of SIMD instructions, independent of other SIMD Processors.
	Thread Block Scheduler	Scalar Processor	Giga Thread Engine	Assigns multiple Thread Blocks (bodies of vectorized loop) to multithreaded SIMD Processors.
	SIMD Thread Scheduler	Thread scheduler in a Multithreaded CPU	Warp Scheduler	Hardware unit that schedules and issues threads of SIMD instructions when they are ready to execute; includes a scoreboard to track SIMD Thread execution.
-	SIMD Lane	Vector Lane	Thread Processor	A SIMD Lane executes the operations in a thread of SIMD instructions on a single element. Results stored depending on mask.

- 1. A vectorizable (i.e. data parallel) loop is managed at Grid Level (pool of threads)
- 2. The body of a vectorizable loop is managed by a thread block an managed at SMX level
- Each thread is managed by the warp scheduler that dynamically issues the PTX instruxctions in a pool of excution units (cores)

- __host__ instructs the compiler to generate code and to allocate data in the CPU scope
- ______ instructs the compiler to generate code and to allocate data in the GPU scope





DAXPY Summary



_				
		T	$\Delta [0] = B [0] * C [0]$	_
		ando		
		Thread0		
		Thicado		
	8		$\begin{array}{c} A \begin{bmatrix} 31 \end{bmatrix} = B \begin{bmatrix} 31 \end{bmatrix} \land \begin{bmatrix} 20 \end{bmatrix} \downarrow \downarrow \bigcirc \begin{bmatrix} 20 \end{bmatrix} \end{bmatrix}$	
	1	SIMD	A[32] = B[32] * C[32]	
			AL 33] = B [33] * C[33]	
	Thread	InreadI		
	Block		A[63] = B [63] * C[63]	
	0		A[64] = B[64] * C[64]	
			and the second	
			A[479] = B[479] * C[479]	
		SIMD Thread1 5	A[480] = B[480] * C[480]	
			A[481] = B[481] * C[481]	
			A[511] = B[511] * C[511]	
Grid			A[512] = B[512] * C[512]	_
			A[7679] = B[7679] * C[7679]	
		SIMD Thread0	A[7680] = B[7680] * C[7680]	
			A[7600] = B[7600] = C[7600]	
			A[7001] - B[7001] C[7001]	ſ
			A[//11] = B[//11] = C[//11]	
Th Bl		SIMD Thread 1	A[7713] = B [7713] * C[7/13]	
	Thread			
	Block		A[7743] = B [7743] * C[7743]	
	15		A[7744] = B [7744] * C[7744]	
			A[8159] = B [8159] * C[8159]	
		SIMD Thread 1	A[8160] = B [8160] * C[8160]	
			A[8161] = B [8161] * C[8161]	
		5		
		5	ΔΓ 8191] = B [8191] * C [8191]	



Execution Model





MIC





TASK Parallelism (MIMD)







Xeon PHI Architecture





Core Architecture



- Up to 32 in-order cores
- 4 hardware threads per core
- Two pipelines
 - Pentium® processor family-based scalar units
 - Fully-coherent L1 and L2 caches
 - 64-bit addressing
- All new vector unit
 - 512-bit SIMD Instructions not Intel® SSE, MMX[™], or Intel® AVX
 - 32 512-bit wide vector registers
 o Hold 16 singles or 8 doubles per register
 - Pipelined one-per-clock throughput

 4 clock latency, hidden by round-robin scheduling
 of threads
 - Dual issue with scalar instructions







A versatile combination







Execution Models Offload Execution Mode

- 1. Host system offloads part or all of the computation from one or multiple processes or threads running on host
- 2. The application starts execution on the host
- 3. As the computation proceeds it can decide to send data to the coprocessor and let that work on it and the host and the coprocessor may or may not work in parallel.

OpenMP 4.0 TR being proposed and implemented in Intel® Composer XE provides directives to perform offload computations. Composer XE also provides some custom directives to perform offload operations.





Execution Models

Coprocessor Native Execution Mode

- An Xeon Phi hosts a Linux micro OS in it and can appear as another machine connected to the host like another node in a cluster.
- This execution environment allows the users to view the coprocessor as another compute node.
- In order to run natively, an application has to be cross compiled for Xeon Phi operating environment. Intel® Composer XE provides simple switch to generate cross compiled code.



Execution Models Symmetric Execution

- The application processes run on both the host and the Phi coprocessor and communicate through some sort of message passing interface like MPI.
- This execution environment treats Xeon Phi card as another node in a cluster in a heterogeneous cluster environment.





Execution Models Summary



Programming PHI





3. Using MKL with offload void your_hook()

float *A, *B, *C; /* Matrices */ #pragma offload target(mic) in(transa, transb, N, alpha, beta) \ in(A:length(matrix_elements)) \ in(B:length(matrix_elements)) \ in(C:length(matrix_elements)) \ out(C:length(matrix_elements)) \ out(C:length(matrix_elements)) \ sgemm(&transa, &transb, &N, &N, &N, &alpha, A, &N, B, &N, &beta, C,

&N);

Heterogeneous Compiler





ENERGY-EFFICIENT COMPUTING









Next Step in the Comodity Chain



ARM is the most sold CPU Architecture



ARM vs x86



High Performance ARM CPU





ARM Improvement in DFP



- IBM BG/Q and Intel AVX implement DP in 256-bit SIMD
 - 8 DP ops / cycle
- ARM quickly moved from optional floating-point to state-of-the-art
 - ARMv8 ISA introduces DP in the NEON instruction set (128-bit SIMD)





ARM Energy Efficiency



SM - Summary

Vendor	2011 Revenue	Market Share	2010 Revenue	Market Share	2011/2010 Revenue Growth
1. IBM	\$16,456	31.5%	\$15,342	31.1%	7.3%
2. HP	\$15,301	29.3%	\$15,388	31.2%	-0.6%
3. Dell	\$7,814	15.0%	\$7,106	14.4%	10.0%
4. Oracle	\$3,215	6.2%	\$3,204	6.5%	0.3%
5. Fujitsu	\$2,516	4.8%	\$2,197	4.4%	14.5%
Others	\$6,964	13.3%	\$6,159	12.5%	13.1%

According to IDC, there were 8.05M x86 servers shipped in 2011. At a blended average price of \$4,837, the x86 server TAM was \$39B.







FPGAs





Altera Stratix IV



Altera Stratix IV GX 230 / 1152 pins





Stratix IV FPGA main features

- 91200 ALMs (Adaptive Logic Modules)
- 18 MB SRAM
- 228000 Logic Elements (~ gates)
- High speed transceivers
- 2 PCIe 2.0 hard IP blocks
- 161 DSP blocks,
 (322 36*36 mult 1288 18*18 mult. etc up to 55GFlops Matrix Inversion)
 All of them can be used in parallel







The Aurora Tigon node card

Node card

2 X Intel Xeon E5 series
2 X Nvidia Kepler K20 or
2 X Intel Xeon Phi 5120D
2730 GFlops
800 W power consumption
64 GB soldered memory



- The **node card** is the main processing unit of an Eurotech Aurora Tigon machine
- An aluminum cold plate that cools the board smoothing temperature distributions and assuring maximum heat extraction efficacy
- A large, high end FPGA allow implementation of a point to point 3D-Torus network



Aurora Tigon – Node Card Architecture



The Aurora Tigon node card





Aurora Accelerator core



OpenCL and FPGAs

Energy Efficient FP Computing

Example	Device	Configuration (Channel Size/ Matrix Size/ Vector Size)	Throughput (kMatrices/ sec)	Fmax (MHz)	Performance (GFLOPS)	Total Power ⁽¹⁾ (W)	GFLOPS/ W
Cholesky	Stratix V	1 / 360×360 / 90	1.43	189	91	16	5.7
		20 / 60×60 / 60	118.35	234	39	15	2.6
		64 / 30×30 / 30	544.28	288	26	10	2.5
	Arria V	6 / 90×90 / 45	35.22	197	38	9.1	4.2
		64 / 30×30 / 30	349.62	184	16	7.1	2.3
QR		1 / 400×400 / 100	0.315	203	162	26	6.2
	Startin V	1 / 200×100 / 100	8.76	207	141	23	6.1
	Stratix v	1 / 200×100 / 50	6.17	260	99	16	6.2
		1 / 100×50 / 50	32.82	259	66	13	5.1
		1 / 200×100 / 50	4.05	171	65	9.1	7.1
	Arria V	1 / 100×50 / 50	21.54	170	44	8.1	5.4

Table 1. Power efficiency of Stratix V and Arria V FPGAs running Cholesky and QR solvers.(1) Power values have an error margin of ± 1 %.

Thank You

www.eurotech.com

