International Training Workshop on FPGA Design for Scientific Instrumentation and Computing | (smr 2499)

Contribution ID: 25 Type: not specified

Automated design of ASIP and accelerator based sub-systems for high-performance applications

Thursday, 14 November 2013 14:00 (1:00)

Content

Summary

Primary author(s): LECH JOZWIAK (Eindhoven University of Technology, Eindhoven, The Netherlands)

Presenter(s): LECH JOZWIAK (Eindhoven University of Technology, Eindhoven, The Netherlands)

Session Classification: Automated design of ASIP and accelerator based sub-systems for high-performance applications