

2572-9


**Winter College on Optics: Fundamentals of Photonics – Theory,  
Devices and Applications**

*10 – 21 February 2014*

**Photonic packaging and integration technologies I**

Sonia M. García Blanco  
*University of Twente  
The Netherlands*

UNIVERSITY OF TWENTE.





# Photonic packaging and integration technologies I

Winter School on Optics


ICTP, Trieste, February 2014

Sonia M. García Blanco, University of Twente



# UNIVERSITY OF TWENTE: NETHERLANDS

---



# ... ENSCHEDE ....

---



# CAMPUS OF THE UNIVERSITY OF TWENTE

---



# MESA+ INSTITUTE FOR NANOTECHNOLOGY

---




UNIVERSITY OF TWENTE.

26/02/2014


5

# PHOTONIC PACKAGING AND INTEGRATION TECHNOLOGIES

## Bare photonic dies




## Packaged dies



[Lars Zimmerman, Helios, Silicon Photonics course]  
[P. O'Brien, Tyndall National Institute, Cork, Ireland]

# PACKAGING GOALS

---

- Protect devices from environment
  - Provide the correct atmosphere for proper functioning (vacuum, nitrogen)
  - Interaction of device with environment:
    - Electrical signals
    - Optical signals: transparent window, optical waveguides, fibers
    - Fluidics
    - Pressure, gases, etc
  - Increase reliability
- 
- Low cost
  - Small size



# LECTURE LEARNING GOALS

---

1. Get an overview of different available packaging and integration technologies
2. Get a “feeling” for the challenges of packaging
3. Acquire a “design-for-packaging” attitude

# OUTLINE

---


1. Packaging of LEDs, detectors and image sensors
2. Packaging of photonic devices
3. Hybrid and heterogeneous integration technologies

# PACKAGING OF LEDs, DETECTORS AND IMAGE SENSORS


---

- Die-level versus wafer level packaging
- Overview of bonding technologies
- Example: Wafer level packaging of microbolometer detectors

# TRENDS ON LED, DETECTOR AND IMAGE SENSOR PACKAGING




# CHIP LEVEL PACKAGING OF LEDs



- Many LED dies/wafer
- Several assembly steps per LED die

} Time + cost


# WAFER LEVEL PACKAGING OF LEDs



# WAFER LEVEL PACKAGING OF LEDs

---


Hymite (technology acquired by Touch Microsystem Technology in 2010)



Courtesy of Hymite

[Yole Development, Semicon West 2011]



# WAFER LEVEL PACKAGING OF LEDs






# TECHNOLOGIES FOR WAFER LEVEL PACKAGING

- Thru silicon vias (TSV)




[Silix]

- Packaging wafers



[PlanOptik]

- Wafer level optics



[HeptaGON]

# PACKAGING OF LEDs, DETECTORS AND IMAGE SENSORS

---

- Die-level versus wafer level packaging
- Overview of bonding technologies
- Example: Wafer level packaging of microbolometer detectors

# BONDING TECHNIQUES


Technique	Advantages	Disadvantages
Bonding without interlayer	Hermetic	Flat surface required
Direct	Strong bond	High-T
Plasma activated	Low T	Complex equipment
Anodic	Strong bond	High T, high voltage, ionic glass
Metallic interlayer	Hermetic, non flat surface OK	Specific metals required
Eutectic	Strong bond	Flat surface
Thermocompression	More tolerant to flatness	High pressure
Solder	Self-alignment	Solder flow possible
Insulating layer	Non flat surface ok	Vary
Glass frit	hermetic	High T, large bond area
Adhesive	Versatile, low T	Non hermetic

# DIRECT BONDING

---

## REQUIREMENTS:


- Suitable surface chemistry (hydrophilicity vs hydrophobicity)
- Matching CTEs (otherwise stress-induced cracks)
- Smooth surfaces ( $<1.5$  nm rms)
- Flat wafers (on cm-scale)
- No particles (voids larger than particles!)
- $T > 500^{\circ}\text{C}$  typically (depending on materials)




[D. Epstein, MIT]

# DIRECT BONDING

---




# PLASMA ACTIVATED DIRECT BONDING



# ANODIC BONDING


## Anodic bonding



- Ion containing glasses: eg., Borofloat 33 or Pyrex 7740
- $T > 350 \text{ C}$
- $V > 400 \text{ V}$
- $P \rightarrow$  not so relevant

[Wikipedia]

# EUTECTIC BONDING



- Tolerant to surface quality and wafer bow
- Low temperature process
- Sensitive to surface oxides


[Wikipedia]

Materials	Composition	Temperature
Au-Sn	80/20 wt%	280 C
Au-Si	97.15/2.85 wt%	370 C
Au-Ge	28/72 wt%	361 C
Al-Si	87.5/12.5 wt%	580 C
Cu-Sn	5/95 wt%	231 C
Au-In	0.6/99.4 wt%	156 C



# METAL THERMOCOMPRESSION BONDING

---



## PROCESS:



- Metal between chip and substrate
- T
- Pressure

## BONDING MECHANISM:

- Breaking of surface oxides
- Interface formation
- Grain growth

Metal	Temperature	Applied Force Range <sup>†</sup>	Time	Atmosphere
Al	400-450°C	>70KN	20-45 min	Vac or H <sub>2</sub> /N <sub>2</sub>
Au	300-450°C	>40KN	20-45 min	Vac or H <sub>2</sub> /N <sub>2</sub>
Cu	380-450°C	>30KN	20-60 min	Vac or H <sub>2</sub> /N <sub>2</sub>

# GLASS FRIT BONDING



## Characteristics:


- $T > 400\text{ C}$
- Tolerant to particles
- Tolerant to surface quality
- Possible voids
- Possible outgassing

[Sun et. al, J. Eletron. Mat, 2004 ]


# EXAMPLE OF WAFER-LEVEL PACKAGING

---

INO's  $\mu$ -package:




160x120 pixel FPA 130 mK:



	$\mu$ -pack
Footprint (mmxmm)	10.5 x 9.7
Volume	60 $\mu$ L
Weight (g)	0.53

# CONCEPT OF LOW-T MICROPACKAGE




Each level microfabricated at the wafer level


[S. García-Blanco et. al., « Hybrid wafer-level vacuum hermetic micropackaging technology for MOEMS-MEMS », Proc. SPIE 720602, 2009]

# CONCEPT OF LOW-T MICROPACKAGE


1. IR window wafer



2. Ceramic spacer wafer



3. Microbolometer wafer




Batch  
microfabrication  
technologies



Low cost devices


# CONCEPT OF LOW-T MICROPACKAGE

## 1. Die and window to carrier wafer



- Cost reduction by:
- Assembly of only known-good dies
  - Minimize costly IR-coated window material
  - Assembly done with low cost instrumentation

## 2. Wafer-to-wafer bonding



# OUTLINE

---

1. Packaging of LEDs, detectors and image sensors
2. Packaging of photonic devices
3. Hybrid and heterogeneous integration technologies


# PACKAGING OF PHOTONIC DEVICES

---

1. Two examples of packaging of photonic modules
  - Laser diode in butterfly package
  - Transmitter optical subassembly (TOSA)
2. “Fiber-to-the-chip” assembly strategies
  - Ferrule welding
  - Fiber array butt coupling (active vs passive alignment)
  - Grating couplers




# PACKAGING OF PHOTONIC MODULES



optical fibre  
focusing lens  
isolator  
collimation lens  
laser

Laser diode module package:

- Butterfly package
- Laser chip
- Thermistor
- Thermoelectric cooler
- Focusing lens
- Isolator
- Optical fiber
- Electrical leads



[Peter O'Brian, Tyndall]

# EXAMPLES OF PACKAGES

THE NEW VALUE FRONTIER. | Home | News | Products | About |

» » Components for Fiber-Optic Communication Modules » Packages for Fiber-Optic Communication Modules

## Packages for Fiber-Optic Communication Modules

Kyocera provides packages for fiber-optic communication modules — including LD and PD modules, LN and EA modulators and mux / demux devices. Our specialties include surface mount packages, TO packages, cooled TOSA packages, butterfly-type packages (BTF PKG®) and RF connector packages. Available in custom and standard designs.

► Standard Products List (pdf/2092) **PDF**

LD: Laser Diode, PD: Photodiode, LN: Lithium Niobate, EA: Electro-Absorption, Mux / Demux: Multiplexer / Demultiplexer, TO: Transistor Outline, TOSA: Transmitter Optical Sub-Assembly, MCM: Multi-Chip Module, QFN: Quad Flat No Lead

\* BTF PKG® is a registered trademark of KYOCERA Corporation.


<p><b>Surface Mount Rx Packages</b></p>  <p>-Surface Mount Package -100Gbps (4x25)</p>	<p><b>Cooled TO SA Packages</b></p>  <p>Ceramic Feedthrough -100Gbps (4x25) / 40Gbps (4x10)</p>	<p><b>Cooled TO Can Packages</b></p>  <p>50Ω Impedance Matching -Up to 10Gbps</p>
<p><b>Mux / Demux Packages</b></p>  <p>Surface Mount BGA Package -100Gbps (4x25) / 40Gbps (2x20)</p>	<p><b>Modulator Driver Packages</b></p>  <p>Surface Mount QFN Package -100Gbps (4x25) / 40Gbps (2x20)</p>	<p><b>LN Modulator Packages</b></p>  <p>RF Connectors -100Gbps (4x25) / 40Gbps (1x40)</p>

<p><b>Cooled TO SA Packages</b></p>  <p>-Up to 18 pins -Up to 25Gbps</p>	<p><b>TO Can Packages</b></p>  <p>Thin-Film Submount Attached Up to 25Gbps</p>	<p><b>TO Ceramic Packages</b></p>  <p>GND in Ceramic Layers -Up to 25Gbps</p>
<p><b>Surface Mount MCM Packages</b></p>  <p>Heat Sink Available -Up to 10Gbps</p>	<p><b>Mini Flat Packages</b></p>  <p>-Surface Mount Package -Up to 40Gbps</p>	<p><b>Butterfly Type Packages (BTF PKG®)</b></p>  <p>-XLMD MSA Compatible -Up to 40Gbps</p>
<p><b>Butterfly Type Packages (BTF PKG®)</b></p>  <p>-Ceramic Feedthrough -Up to 40Gbps</p>	<p><b>Butterfly Type Packages (BTF PKG®)</b></p>  <p>-4 RF Connectors -Up to 40Gbps</p>	<p><b>Butterfly Type Packages (BTF PKG®)</b></p>  <p>RF Connector -Up to 40Gbps</p>


\* Semiconductor Components

[Kyocera]

# EXAMPLE 1: LASER DIODE MODULE




Welded fiber ferrule




Ni weld clip  
(Ni 99%+ Fe 0.4%+Cu 0.25%+etc)

Sensitivity to alignment errors:



# EXAMPLE 2: ASSEMBLY OF A TRANSMITTER OPTICAL SUBASSEMBLY (TOSA) PACKAGE



1. Components and lens attachment (adhesive) on silicon submount



# TOSA PACKAGE



---

TOSA package from TEC Microsystems




# LENS PLACEMENT

---




Adhesive in V-groove




# EXAMPLE 2: ASSEMBLY OF A TRANSMITTER OPTICAL SUBASSEMBLY (TOSA) PACKAGE

1. Components and lens attachment (adhesive) on silicon submount



2. TEC assembly into package (fluxless, lead-free solder)



3. Silicon submount onto TEC (fluxless, lead-free solder)



# PACKAGING OF PHOTONIC DEVICES

---

## 1. Two examples of packaging of photonic modules

- Laser diode in butterfly package
- Transmitter optical subassembly (TOSA)





## 2. Fiber-to-the-chip assembly strategies

- Ferrule welding
- Fiber array butt coupling (active vs passive alignment)
- Grating couplers



# FIBER WELDING


- #1. Initial shift
- #2. Front welding
- #3. Rear welding
- #4. Gripper release
- #5. Mechanical adjustment ( $\Delta X$ )
- #6. Laser hammering ( $\Delta Y$ )



Nd:YAG laser welding station.  
Newport





# FIBER WELDING

---




# FIBER PIGTAILING: FIBER GROOVE ARRAYS

1X12 V-groove array OZ Optics:



# FIBER PIGTAILING: FIBER GROOVE ARRAYS


---



## Accurate Silicon Spacer Chips for an Optical-Fiber Cable Connector

By C. M. SCHROEDER




(Manuscript submitted July 1, 1977)



[O/E Land Inc]

# ACTIVE ALIGNMENT

---





## PROCEDURE:

- Move fibre array vs chip in 6-axes to maximize coupling of light
- Glue in place with typically UV curable epoxy

## CONSIDERATIONS:

- Time consuming, costly procedure
- Mode mismatch between fibre and waveguides → Low coupling efficiency
- Pitch mismatch between fibre array and photonic chip → Loss of real-state

# PASSIVE ALIGNMENT: SILICON MICROBENCH TECHNOLOGY






[Group IV photonics, 2011]

- Etched V-grooves lithographically aligned to photonic device
- Extra notch for glue relief
- Alignment errors limit the overall performance

# ACTIVE ALIGNMENT

---



## PROCEDURE:


- Move fibre array vs chip in 6-axes to maximize coupling of light
- Glue in place with typically UV curable epoxy

## CONSIDERATIONS:

- Time consuming, costly procedure
- Mode mismatch between fibre and waveguides → Low coupling efficiency
- Pitch mismatch between fibre array and photonic chip → loss of real-state

# MODE SIZE CONVERTERS

---






Si layer thickness	220nm
Silicon layer width	450nm to 75nm
Refractive index of polymer	1.58
Total size of the polymer layer	2um by 2um
Thickness of silica substrate	2.5um
Taper length	Varied between 10um and 300um
Wavelength	1.5um

[FiMMPprop]






# MODE SIZE CONVERTERS

---



[FiMMProp]

# ACTIVE ALIGNMENT



## PROCEDURE:


- Move fibre array vs chip in 6-axes to maximize coupling of light
- Glue in place with typically UV curable epoxy

## CONSIDERATIONS:


- Time consuming, costly procedure
- Mode mismatch between fibre and waveguides → Low coupling efficiency
- Pitch mismatch between fibre array and photonic chip → loss of real-state

# INTRODUCTION OF DIFFERENT INTERPOSERS


---



Two examples of ion-exchange waveguides in glass interposer:




[Teem photonics]




[Fraunhofer IZM, glassPack]

# INTRODUCTION OF DIFFERENT INTERPOSERS

Interposer in TripleX ( $\text{Si}_3\text{N}_4/\text{SiO}_2$  based waveguide technology from LioniX):





[C. Stamatidis et. al., Optical Network Design and Modelling (ONDM), 2011]



[K. Watanabe et. al., CLEO Europe 2009]

# INTRODUCTION OF DIFFERENT INTERPOSERS


InP with TripleX interposer:




[M. Smit, Packaging requirements, Paradigm project]

# GRATING COUPLING

gPack (IZM, Epixfab):



Angled fibre (Tyndall, Epixfab):



[P. O'Brien, ECOC 2012]


# gPACK (IZM, Epixfab)

---




## gPack

- up to 26 fibers
- up to 60 DC connections
- non-hermetic



# ANGLED FIBER (Tyndall, EPIXFAB)






# ANGLED FIBER (Tyndall, EPIXFAB)



However:

Still size and pitch problem!

→ Use of interposer



# OUTLINE

---

- Packaging of LEDs, detectors and image sensors
- Packaging of photonic devices
- Hybrid and heterogeneous integration technologies

# LECTURE LEARNING GOALS

---

1. Get an overview of different available packaging and integration technologies
2. Get a “feeling” for the challenges of packaging
3. Acquire a “design-for-packaging” attitude