

## Some FPGA SoC Applications and Trends in Advanced System On Chip

Paul Beckett
School of Electrical and Computer Engineering
RMIT University
Melbourne, Australia, 3000
Email: pbeckett@rmit.edu.au



# Outline of Presentation (1) SoC Applications

- Context
- Why FPGA Technology?
- The Options?
- Two Case Studies
- Summary
- Short stretch break
  - -5 minutes





# Outline of Presentation (2) SoC Trends


- What is a SoC?
- Future Trend Drivers
- 3D Chip Stacking
- Current SoC tools
- Conclusions





### Scope - Instrumentation


The "traditional" approach





### Scope - Instrumentation

How much has really changed?




Source: STMICRO ARM® Cortex®-M7 core datasheet



### Context - the problem


- Data acquisition & storage
- Local control
- Local processing
  - Filtering
  - Formatting
- Data transfer
  - Protocols
  - Error detection/correction





#### **Embedded Sensors**

- the challenges
  - Sensor Complexity
  - Noise
  - Flexibility
  - Size
  - Power






#### Embedded Sensors- the issues

The Issues	Some solutions
Sensor Complexity e.g., physiological monitoring	High sensitivity ADC, variable resolution, sensor control and timing
Noise – e.g., common mode interference	Digital interfaces - $\Sigma\Delta$ ADC systems
<b>Flexibility</b> – e.g. multiple protocols	In-field and post manufacture programmability,
Size personal interfaces	Beyond SMD, SOIC, SOT Flexible substrates, implanted electronics
Power	Flash-based devices (e.g., IGLOO)



### Why FPGA Technology?

- Performance
  - exploiting hardware parallelism
  - can do more per clock cycle
- Time to Market
  - flexibility and rapid prototyping capabilities
- Cost
  - low NRE compared to ASIC
  - (But) higher compared to microprocessor



http://www.vitalconnect.com/uplo ad/Documents/AutomatedPredict ion 2014 IEEE published.pdf

- Power
  - Parallel operation with lower clock rates can reduce power
  - Ability to "sleep" when inactive



#### The Options?

- The "usual suspects"
  - Xilinx, Altera
  - tend to be focusing on high performance & DSP processing




Louis Renault – Casablanca 1942

- Smaller players e.g. MicroSemi starting to offer system on chip
  - Low power
  - Integrated functions (e.g. analog)




#### SoC – Power Considerations






#### **Small SoC Features**






#### **Small SoC Features**






#### Example: "Igloo Nano"









- multiple filters
- signal processing
- interface protocols


















## Case Study 2 – "Smart Heart" - miniaturization

- Continuous monitoring for people at risk of cardiac event
- Necklace stores 24-48 hours of ECG data for download and analysis by healthcare professional
- Wearable device that is comfortable and aesthetically desirable








#### Case Study - Smart Heart

- Initially intended to record low noise high resolution ECG signal
- Applicable to a number of different low signal body sensors (ECG, temp, etc.)
- low powered ideally, support monitoring of ECG signal over several days
- Compact, non-invasive implementation, compatible with woven and other fabric holters.



#### Case Study – "Smart Heart"


- Front-end microprocessor (ATTiny)
- Backend FPGA
  - Multi-channel signal processing
  - Protocol assembly








#### Case Study – "Smart Heart"






#### An Aside: Interface "Tricks"



http://en.wikipedia.org/wiki/Low-voltage\_differential\_signaling



- "All-Digital" ADC
  - e.g. 11 bits resolution 20 kHz bandwidth
  - − 14 bits over 500 Hz ( $\cong$  61 $\mu$ V with 1V reference)
    - http://www.stellamar.com/products.shtml#adc



## Another Aside: Effect of Description on Performance

- Case study two description styles
  - 1. Merged synchronous-combinational
  - 2. Separate synchronous-combinational
  - Identical functional outcome
    - 15% lower delay along critical paths

```
always @(posedge System Clock) begin
//Counter_Preload, Restart_Counter, Cycle_Counter
    case(trigger)
    2'b00: begin //continue, nothing found
      Restart Counter <= 1'b0;
      Counter Preload <= Counter Preload;
    end
    2'b01: begin //edge found inc/dec counter preload
                   Restart Counter <= 1'b1;
//always queue counter to edge.
                  Cycle Counter <= 1'b0;
    if(!Cycle Counter) begin
// edge found but counter unfinished.
     if (Counter Preload > Pre Low)
        Counter Preload <= Counter Preload - 1;
      else
        Counter Preload <= Counter Preload;
      end else begin
        if (Counter Preload < Pre High)
          Counter Preload <= Counter Preload + 1;
        else
          Counter Preload <= Counter Preload;
      end
```

```
2'b10: begin
//counterOVF
//inc count start counter again
    Cycle_Counter <= Cycle_Counter + 1;
    Restart_Counter <= 1'b1;
    Counter_Preload <= Counter_Preload;
end
2'b11: begin
//countinue, clocks synced
    Restart_Counter <= 1'b1;
    Counter_Preload <=
Counter_Preload;
end
Endcase
```

## Timing Result: 37MHz



```
wire [9:0] SDMCountInc;
  wire [9:0] SDMCountDec;
  wire [9:0] preloadSEL;
  wire [9:0] counterPreLoadIn;
  wire resetCycleCountIn;
  always @(posedge System Clock) begin
                                                        Clocked components
       Counter Preload <= counterPreLoadIn;
       ResetCycleCounter <= resetCycleCountIn;
  end
                                                                         Combinational
  assign preloadLow = (Counter Preload < Pre Low);
                                                                         components
  assign preloadHigh = (Counter_Preload > Pre_High);
  assign SDMCountDec = (preloadLow)? Pre_Low :Counter_Preload - 1;
  assign SDMCountInc = (preloadHigh)? Pre_High :Counter_Preload + 1;
  assign preloadSEL = (!Cycle_Counter)? SDMCountDec: (Cycle_Counter == 1)? SDMCountInc:
preloadSEL;
  assign counterPreLoadIn = (edgeFound_assessPreload)? preloadSEL:counterPreLoadIn;
  assign resetCycleCountIn = (edgeFound_assessPreload)? 1'b1: 1'b0;
```

#### **Timing Result: 43MHz**



#### Summary

- Meeting Performance, Time to Market and Cost targets has tended to mean a microprocessor implementation, BUT...
- FPGA devices are becoming small, low power and mixed signal
- As long as hardware parallelism is available then performance can be many times better than DSP
- Added bonus of flexibility
- Still have to be careful about description style



## Some FPGA Applications and Trends in Advanced System On Chip



Take a short break (5 minutes)



# Outline of Presentation (2) SoC Trends


- What is a SoC?
- Future Trend Drivers
- Current SoC tools
- 3D Chip stacking
- Conclusions





### Scope

- Recent SoC trends
- 3D Hardware Trends
- Design abstractions for SoC models



Definition:
A "system"
includes a
microprocessor,
memory and
peripherals.



#### **Caveat**

 "It's tough to make predictions, especially about the future."

Yogi Berra (b. 1925), former American Major League Baseball catcher, outfielder, and manager.





22.8%

14.0%

3.8%

2.2%

2.0%

55.2%

## Trends: UBM Tech® 2014 Embedded Market Study

- UBM Tech (embedded magazine)
  - conducts annual online survey of worldwide embedded systems markets
    - types of technology used
    - embedded development process and tools,
    - applications, methods/ processes,
    - operating systems
    - chips, technology and brands
  - trended over three to five years.
  - WARNING: most focus is on United States
  - http://bd.eduweb.hhs.nl/es/2014-embedded-market-study-then-now-whats-next.pdf

Europe

Asia


Latin America

Australia

Africa & Near East




Important Embedded System Capabilities






 If you could improve one thing about your embedded design activities, what would it be?






current main processor size:






current main processor clock rate:







Do you reuse code?





- Does current design use programmable logic?
- If so, which vendor?








- Programmable Logic: Key Messages
  - FPGA usage is trending steadily downward
    - 45% six years ago to 32% this year.
    - may indicate a pause in the trend
  - Gradual decline of FPGAs/programmable logic usage in upcoming embedded projects:
    - 60% said "yes" in 2005, down to 41% in 2014
  - Not needing the functionality, cost and difficulty programming are the main reasons for not using customizable chips/FPGAs.



#### Future Drivers - the IoT?


- Sensor interface
- low-energy microcontrollers
  - -8 32 bit
- wireless technology
  - ZigBee
  - 802.15.4 (various flavors)
  - Bluetooth low-energy solution (BLE)
  - proprietary standards
- Energy management
- memory



Source: http://www.eetimes.com/document.asp?doc\_id=1321706




#### Wireless Designs





#### **Future Drivers - Energy**



Multimedia Terminals Laptop Computers Digital Cellular Telephony


Expected Battery Lifetime increase over next 5 years: 30-40%

Portability



# Future Drivers - Technology


Mixed RF/Analog/Digital





# Future Drivers - Technology

UTBB-FDSOI - Energy Efficiency



# Future Drivers – 3D Packaging


3DIC / 3D SoC

"De-integrated & Re-integrated SOC"

3D Stacking Technology

2D SOC

"All-in-One chip system integration"




All functions on 28nm lithography

→ Chip area ↑, Cost ↑

Source: Yole, 2.5D, 3DIC &

TSV Interconnects Patent Analysis, May 2013




MEMS	130 nm	200 mm
Memory	45 nm	300 mm
Logic	22 nm ?	450 mm ?
Analog	90 nm	300 mm

UNIVERSITY



## Future Drivers - 3D


3D stacking methods






# Recent Examples - Xilinx

- Zynq-7000
  - ARM<sup>®</sup> dual-core Cortex<sup>™</sup>
     A9 processors
  - Programmable logic
- Zynq UltraScale+ MPSoC
  - Quad-core Cortex A53
  - Peripherals
  - Programmable Logic





# Recent Examples - Xilinx



Source: http://www.xilinx.com/products/silicon-devices/3dic.html




# Recent Examples - Altera

- AMCOR "POSSUM" process
  - multi-stackeddie without TSVs
  - daughter die
     mounted face
     to face with
     mother die then
     mounted onto
     a substrate

Source: http://s3.amazonaws.com/sdieee/1817-SanDiego

CPMTDL\_Lau\_advancedpackaging.pdf






# **Hybrid Memory Cube (HMC)**

The HMC consortium already has 8 members:


- Micron
- Samsung
- Altera
- ARM
- IBM
- Open-Silicon
- SK Hynix
- Xilinx



Source: http://s3.amazonaws.com/sdieee/1817-SanDiegoCPMTDL\_Lau\_advancedpackaging.pdf




## Xilinx Design Flow






# Recent Examples - Altera










# Recent Examples - MicroSemi

#### **SmartFusion System-on-Chip FPGA**




- Hard 32-bit ARM Cortex-M3 microcontroller
- Programmable analog
  - ADC/DAC
  - Comparators
  - Analog computation
- voltage/current/ temperature monitors,
- FPGA fabric

RMIT/SECE/2015



#### Libero® SoC

#### System Builder








XCELLENCE IN VIDEO PROCESSING

# 4K TV Development Made Easy with the Zyng SoC

by Roger Fawcett


Managing Director OmniTek roger.fawcett@omnitek.tv







- 8 Xilinx V6-SX475 FPGAs
  - each with two 4GB memories
- total I/O date rate: 1200 Gpbs



- each with two 4GB memories
- total I/O date rate is 1200 Gpbs



## Conclusions – my guesses

- SoC design is hard and getting harder
  - Tools try to help but still limited
- FPGA usage is trending steadily downward
  - My guess is because of perceived design difficulty combined with ease of software reuse
- Complex programmable SoC devices (e.g. Zynq) may struggle in the IoT space
  - Due to cost & power issues
  - But might be OK due to flexibility and time to market



# Recent Trends in System On Chip Modeling

