### Creating a base Zynq design with Vivado IPI 2013.2

based on:

http://www.zedboard.org/zh-hant/node/1454

http://xillybus.com/tutorials/vivado-hls-c-fpga-howto-1

**Dr. Heinz Rongen** Forschungszentrum Jülich GmbH Zentralinstitut Systeme der Elektronik (ZEA-2) <u>H.Rongen@fz-juelich.de</u>

### Start Vivado / New Project



X

### **New Project**

A Hen Project	×
Project Type Specify the type of project to create.	Create a RTL project
GTL Project     You will be able to add sources, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.     To generate project     Constraints and the time     Constraints and the sources, view device resources, run design analysis, planning and implementation.     Dynot specify sources at this time	for your base Zynq design.
V/D Ranning Project bio not spender Project Create a Vinado project from a Symplify, XST or ISE Project Pie.   Image: Project     Image: Project <td><ul> <li>e no sources to add</li> <li>f prefer VHDL</li> </ul> The formation of the source of th</td>	<ul> <li>e no sources to add</li> <li>f prefer VHDL</li> </ul> The formation of the source of th
	<ul> <li>no constraints !!</li> </ul>
	Ad constraints (optional)
	Add Directories
	E Croy pource into project
ISE took UCF (user constrain Vivado uses the XDC format,	ts file)
of TCL commands. We will no	t be adding any
constraints to this design, but	if we needed Flow.
oo, we would be doing so he	re.

### Select Part / Board

- Two flows that can be seen in the upper left of the page: Parts and Boards.
- Select "Boards" and "Zedboard,"



The last page of the wizard is a summary of your selection. Review it, and click Finish.

### Create

- Now: Project is configured  $\rightarrow$  default view of Vivado.
- You will see the Flow Navigator on the left side of the window.
- launch the various steps of your design process
- including creating a new Block Design with IPI.

1) Find the IP Integrator tree item, expand it, and select 'Create Block Design'.



#### 2) Name your block design

### Add IPI Block



The IPI block design: is now open, and you can see a "Diagram" tab now appears within the Block Design view on the right side of the Vivado window. Locate the small green advisory bar on the top of the Diagram tab. We want to add the Zynq Processing System (PS) to our design, so we will click the 'Add IP' link within the advisory.

#### Add IP dialog list.

When we click the Add IP link, we are presented with a list of available IP to be added to the design. There are a large number, but we are only interested in one: "ZYNQ7 Processing System". Find the Zynq PS within the list (it's in alphabetical order) and double click to add it to your design.



### Zynq PS within IPI

- Complete processor system (PS) within the IPI block
- double click to view all of the settings you are used to seeing within XPS
- "Zedboard" is our target: no need to change any of the configuration



### **PS** configuration



- accessed via double clicking the PS block within IPI.
- Vivado IPI is 'Board Aware'. You don't have to pull out each and every little single to the outside world (DDR3 memory, ...)
- 'Run Block Automation': Vivado connect the signals that it knows are external

### **Run Block Automation**



- click the 'Run Block Automation'
- Two busses have been defined on the top right of the PS block:
  - DDR and FIZED\_IO.
- The DDR bus is, rather explicitly, the DDR bus.
- The FIXED\_IO bus is the MIO configuration for the Zedboard
- A pop-up will show asking if you want to 'auto connect' the two busses.
  - Select OK to continue.

### The result of the 'Run Block Automation' execution: PS with connected DDR memory and "Fixed IO"



- A AXI bus coming out of the PS: We need to clock it with one of the four clocks that are produced via the PS.
- On the right side of the PS IPI block you can see the 'FCLK\_CLKO' signal this is one of the four output clocks from the PS.
- On the left side of the block you can see a 'M\_AXI\_GP0\_ACLK' signal this is the input clock for the single configured AXI bus on the PS.
  - There are a number of other signals/busses present, however we won't be using any of those for our first base Zynq design.

### **Connect the AXI CLock**

- To connect signals we need to select a output signal (right side of a block) and then select a input signal (left side of a block).
- Move your mouse and select the FCLK\_CLKO signal, and then click the M\_AXI\_GPO\_ACLK signal. You will notice after you select the output, the inputs on the left side of the block will highlight with green check markers (these will only show up if you hover over a block).



The connected, configured, and ports-made-external'ized PS system.

We've created our PS, configured it, made the necessary ports external, and clocked our signal AXI port.

### **Create a HDL Wrapper**

Next we need to create an HDL wrapper for the FPGA logic implementation (Synthesis)



- Make sure you have the Sources tab selected
- Right mouse click on the "zed\_design" IPI block and select Create HDL Wrapper.
  - This will generate a HDL wrapper that the Vivado synthesizer understands.
- Now we are ready to generate the bitfile.

This might sound like a large jump, but there isn't anything else in our design - it's almost entirely PS (the only PL portion is that AXI port support logic).



### **Create Bitstream**

- Within the Flow Navigator, find 'Generate Bitstream'
- When finished: A pop-up will show asking you if you want to open the implemented design, View reports, Open hardware session, or Launch iMPACT.
- For this flow/example we will keep the default and 'Open Implemented Design'. Select the radio button and select OK.
- Now we need to export the hardware design to SDK
   File -> Export -> Export hardware for SDK

Note: if you don't see this option, you probably didn't open the implemented design. Open the implemented design by finding 'Open Implemented Design' under 'Implementation' within the Flow Navigator).

### Bug in 2014.2: Critical warning: Part not supported

<ul> <li>[board 49-4] Problem parsing board_part file - C:/XilinX/Wvado/2014.2/data/ boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.</li> <li>[Board 49-4] Problem parsing board_part file - C:/XilinX/Vivado/2014.2/data/ boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.</li> </ul>	There were two crit	ical warning messages la	aunching implementation	n run.	
	<ul> <li>[Board 49-4] Problem p boards/board_parts/zy is either not supported</li> <li>[Board 49-4] Problem p boards/board_parts/zy is either not supported</li> </ul>	arsing board_part file - ( nq/zc706/0.9/board_pai or invalid. arsing board_part file - ( nq/zc706/1.0/board_pai or invalid.	:;;xilinx;vivado;2014.2 rt.xml, The board part ' C:/Xilinx/Vivado/2014.2 rt.xml, The board part '	/aata/ xc7z045ffg900-2' /data/ xc7z045ffg900-2'	

these warnings being critical is an issue of Vivado 2014.2, and can be remedied by making the design tools ignore this specific warning (which was present in earlier versions too, but not critical). The solution is to downgrade the error. With the project open, type the following in the tcl-console:

#### set\_msg\_config -id {Board 49-4} -new\_severity {Warning}

### **Export the hardware configuration to the SDK**

🝌 Export Har	dware for SDK	×
Export	hardware platform for SDK.	
Options		
Source:	🙏 zed_design.bd 👻	
Export to:	🔂 <local project="" to=""> 💌</local>	
<u>W</u> orkspace	Sin <local project="" to=""> ▼</local>	
Export	<u>H</u> ardware	
<b>☑</b> <u>I</u> nclude	bitstream (Note: an implemented design must be loaded)	
l <b>∼</b> Launch	SDK	
	OK Cance	

File -> Export -> Export hardware for SDK.

- Export to SDK dialog.
- Make sure you select 'Export Hardware', 'Include bitstream', and 'Launch SDK', and leave all the other fields default and select OK.

**SDK: Software Development Kit** 

# **Software Development**

### **SDK: Software Development Kit**

#### In Vivado: File $\rightarrow$ Launch SDK



for processor ps7\_corteva0\_0

- File →New → Board Support Package (Standard options → Finish) Generates: \*.mms
- 2) File  $\rightarrow$  New  $\rightarrow$  Application Project

### SDK

- File  $\rightarrow$  New  $\rightarrow$  Board support package
- File  $\rightarrow$  New  $\rightarrow$  Application
- See in \*.mms for Examples
- xParamerter.h
- xGpio.h
- Xil\_io.h

### Download to target: Configure the Run Configuration



### **Configure the Run Configuration**

SOK	Run Configurations	
Create, manage, and run configuration:	s	
C/C++ Application C/C++ Remote Application Launch Group Remote ARM Linux Application Target Communication Framework Xilinx C/C++ application (GDB) Xilinx C/C++ application (GDB) Xilinx SocAppl Debug	Name:       MyFirstSocAppl Debug         Image:       MyFirstSocAppl Debug         Debug Type:       Standalone Application Debug         Connection:       Local         Device:       Auto Detect         Select         Hardware platform:       design_1_wrapper_hw_platform_0         Processor:       ps7_cortexa9_0         Bitstream file:       design_1_wrapper.bit         Search       Browse         Initialization file:       ps7_init.cl         Summary of operations to be performed       Following operations will be performed before launching the debugger.         I. Reset Processor       2. Run ps7_init. (Only first time after System reset or board power ON)         3. Run ps7_init.       0.01y first time after System reset or board power ON)         4. DrAjon 1_FirstSocAppl/Debug/MyFirstSocAppl.elf' will be downloaded to the processor 'ps7_cortexa9_0'         Apply       Revert	Check for BIT file etc.
Enable the PS i	nit scripts - Reset Entire System: BIT	file loading included y ELF file loading

Click "Apply" and "Close" (or direct "Run")

## Zynq-7000 Configuration and Boot

### Processor First! CPU configures the PS and PL

- Standalone PL configuration (without PS configuration) is not supported
- Configuration under external host control is also possible via JTAG

#### • CPU starts executing code from ROM

- 1. Initializes the Cortex-A9 CPU 0
- 2. Checks CRC on ROM code
- 3. Reads the **boot mode pins** to determine the stage 1 boot mode
  - Can boot from QSPI, NAND, NOR, SD card, or JTAG
  - Stage 1 boot from SD requires SD to be connected to pre-defined MIO pins
- Typically, a first stage boot loader is read from external non-volatile memory and copied into the OCM (192KB max)
  - If the Execute In Place (XIP) feature is enabled, first stage boot can be executed directly from QSPI or NOR
  - Stage 1 boot header specifies the use of XIP feature





### Prepare for a SD card Image

### Create a First Step Boot Loader (FSBL)

• File  $\rightarrow$  New  $\rightarrow$  Application

New Project — 🗆 🗙	
Application Project	
O A project with that name already exists in the workspace.	<ul> <li>Name is "** FSBL"</li> </ul>
Project name: myFSBL	—
✓ Use default location	
Location: D:\Rio\1_FirstSOC\1_FirstSOC.sdk\myFSBL Browse	
Choose file system: default 🗸	
Target Hardware	
Hardware Platform: design_1_wrapper_hw_platform_0 v New	
Processor: ps7_cortexa9_0 v	
Target Software	
Language:	• Lat him graate a new DCD or the FCDL
OS Platform:	• Let nim create a new BSP of the FSBL
Board Support Package:  Create New myFSBL_bsp	t
○ Use existing myFSBL_bsp ∨	SOK
	Templates
	Create one of the available templa
	project.
Cancel	- Available Templates:
	Peripheral Tests Dhrystone
	EXT Empty Application
	Hello World
and se	lect the "7vna FSRI"
	RSA Authentication App
	Xilkernel POSIX Threads Demo
	Zynq DRAM tests
I NG FSRT IS NOM	

### **Create a Zynq Boot Image for SD Card**

#### Xilinx Tools $\rightarrow$ Create Zynq Boot Image



SOK	Create Zyr	nq Bo	ot Im	age			×
Create Zynq Boot Creates Zynq Boot I	: Image mage in .bin and .mcs formats from given FSBL elf a	and par	tition	files in specified	output folder	:	-co
Create new BIE file	Import from existing BIF file						
Import BIF file path:	D:\Rio\1_FirstSOC\1_FirstSOC.sdk\MyFirstSocAppl\	bootim	age\N	lyFirstSocAppl.b	if		Browse
Output BIF file path:	D:\Rio\1_FirstSOC\1_FirstSOC.sdk\MyFirstSocAppl\	bootim	age\N	lyFirstSocAppl.b	if		Browse
Use Authentication	1						
Authentication keys							
PPK:	E	Browse	PSK:				Browse
SPK:	B	Browse	SSK:				Browse
SPK signature:	E	Browse					
Use encryption							
Encryption key:							
Key file:							Browse
Key store: 🖲 BRAN	1 O EFUSE						
Part name:							
Boot image partitions	;						
File path			I	Encrypted	Authentic		Add
(bootloader) D:\Rio\ D:\Rio\1 FirstSOC\1	1_FirstSOC\1_FirstSOC.sdk\myFSBL\Debug\myFSBL	.elf		none	none		Delete
D:\Rio\1_FirstSOC\1_	FirstSOC.sdk\MyFirstSocAppl\Debug\MyFirstSocAp	pl.elf		none	none		Edit
							Up
							Down
Output path:         D:\Rio\1_FirstSOC\1_FirstSOC.sdk\MyFirstSocAppl\bootimage\BOOT.bin					Browse		
?			Previe	ew BIF Changes	Create I	mage	Cancel

#### Add the following files:

- the FSBL •
- the BIT file •
- the ELF file

- Click "Create Image" -
- BOOT.BIN is created

### Directories to find the components

Create Zyng Boot Image in SDK

	🚱 Create Zynq Boot Image			×	
Graphical     front and to	Create Zynq Boot Image Creates Zynq Boot Image in .bin and .mcs formats from given FSBL elf and partition files in specified output folder.				
front end to	Create new BIF file Import from exis	sting BIF file			
command	BIF file path C:\Speedway\ZynqSW\20		Peripherals.bif	Browse	
line bootgen	Use Authentication Authentication keys				
	ррк	Browse		Browse	
	SPK	Browse		Browse	
	SPK Signature	Browse			
Partitions	Part name				
1. FSBL	File path		Encrypted Authenticat	d Add	
<ol> <li>2. Bitstream</li> <li>3. Application</li> </ol>	(bootloader) C:\Speedway\ZynqSW\2013 C:\Speedway\ZynqSW\2013_3\SDK_Work C:\Speedway\ZynqSW\2013_3\SDK_Work	_3\SDK_Workspace\zynq_fsbl_0\Release\zynq_fsbl_0.elf space\ZynqHW\Z_system_wrapper.bit space\Test_Peripherals\Release\Test_Peripherals.elf	none none none none none none		
				Edit Down	
		m		Edit Up Dowr	
	C:\Speedway\ZynqSW\20	m 113_3\SDK_Workspace\Test_Peripherals\bootimage\outpu	ıt.bin	Edit Up Dowr Brows	

- First Step Boot Loader
   \*.sdk\myFSBL\Debug
- FPGA configuration \*.runs\impl\_1
- Application
  - \*.sdk\MyFirstSocAppl\Debug
  - Is the order of the boot images critical? If so, list the order.

YES! FSBL ELF, then bitstream, then application ELF



## • all in **BOOT.BIN**



### **Booting from SD Card**

- Copy BOOT.BIN on a SD card
- Set Jumper according
- Insert CD card
- Power Cycle the ZedBoard



### **Booting from FLASH (QSPI Memory)**

### • Xilinx Tools $\rightarrow$ Program Flash



- Browse the BOOT.BIN
- $\rightarrow$  Program
- Needs some time ...

SOK				×
Program F	<b>lash Memory</b> ash Memory via In-system Programmer.			
Connection:	Local 🗸	New		
Device:	Auto Detect	Select		
Image File:	D:\Rio\2_GPIO\2_GPIO.sdk\GPIO\bootimag	e\BOOT.bir	ı	Browse
Offset:		Flash Type	qspi_single v	
FSBL File:				Browse
Blank cheo	k after erase			
Verify afte	r flash			
?		р	rogram Can	cel

### **Booting from FLASH (QSPI Memory)**

. Turn off the ZedBoard. Verify the Configuration Mode jumpers are set for QSPI boot mode as described and in the figure below:

- MODE3 (JP10) shunted to 3.3V
- All other MODE pins shunted to GND

