

The Abdus Salam International Centre for Theoretical Physics



Introduction to Laboratory 1

Hello World and GPIO In/Out


Prepared by Romina Molina and Maynor Ballina

Multidisciplinary Laboratory ICTP

Joint ICTP-IAEA School on Systems-on-Chip based on FPGA for Scientific Instrumentation and Reconfigurable Computing




Trieste - Italy 2023






• Acquire the knowledge for a **SoC-FPGA design flow** developed with the Vitis Unified Software Platform.






- Acquire the knowledge for a SoC-FPGA design flow developed with the Vitis Unified Software Platform.
- **Create the hardware** to configure the FPGA part of the SoC, configure the PS (GPIO MIO, UART, DDR3 memory controller...), instantiate the GPIO blocks, and understand the communication between the different components of the design (Vivado).





- Acquire the knowledge for a SoC-FPGA design flow developed with the Vitis Unified Software Platform.
- **Create the hardware** to configure the FPGA part of the SoC, configure the PS (GPIO MIO, UART, DDR3 memory controller...), instantiate the GPIO blocks, and understand the communication between the different components of the design (Vivado).
- **Create the 'C' application** (in Vitis) that will run on the PS to control the reading and the writing of the generated hardware (in Vivado).






- Acquire the knowledge for a SoC-FPGA design flow developed with the Vitis Unified Software Platform.
- **Create the hardware** to configure the FPGA part of the SoC, configure the PS (GPIO MIO, UART, DDR3 memory controller...), instantiate the GPIO blocks, and understand the communication between the different components of the design (Vivado).
- **Create the 'C' application** (in Vitis) that will run on the PS to control the reading and the writing of the generated hardware (in Vivado).
- **Test the complete design on the ZedBoard platform** to verify the implementation (Vitis and serial port).






Design description




Trieste - Italy






Acquire the knowledge for a **SoC-FPGA design flow**

Trieste - Italy






Create	
block	
design	
0	











































Vivado - Hardware creation









Vitis Software Development Workflow

Exported	
-	
hardware	
from	
Vivado	






Vitis Software Development Workflow








Vitis Software Development Workflow























































Create the hardware to configure the FPGA part of the SoC, configure the PS (GPIO MIO, UART, DDR3 memory controller...), instantiate the GPIO blocks, and understand the communication between the different components of the design (Vivado).






Hardware creation


Vivado







Create the 'C' application (in Vitis) that will run on the PS to control the reading and the writing of the generated hardware (in Vivado).






Software

C Application

 The code tests a loopback using PMOD connectors. Also, support is added to interface with MIO LED (MIO7).

```
34 #include "xparameters.h"
35 #include "xgpio.h"
36 #include "xgpiops.h"
37 #include "xil_printf.h"
38 #include "sleep.h"
39
40 static XGpioPs psGpioInstancePtr;
41
42 #define EMIO_GPIO_BANK 2 // EMIO Bank
43 #define MIO_GPIO_BANK 0 // GPIOs connected directly to PS
44 #define MIO LED PIN 7 // LED pin on MIO is directly connected to pin 7 (MIO7)
45
46
47 int main(void)
48 {
49
          //PL GPIOs
50
          XGpio pmoda_o, pmodb_i;
51
52
          //PS GPIOs
53
          XGpioPs_Config *PSConfigPtr;
54
55
         int readVal, psVal;
56
         int Status;
57
58
         xil printf("\r\n--- Start the Program ---\r\n");
59
60
          /*
61
          * _____
62
          * PL GPIO Initialization
63
          *
             ------
64
65
      */
66
         Status = <???>(&pmoda o, XPAR PMOD A O DEVICE ID);
67
68
69
         if (Status != XST_SUCCESS) {
70
                 xil printf("Gpio PMODA Initialization Failed\r\n");
71
                 return XST_FAILURE;
72
         }
73
74
75
         Status = XGpio_Initialize(&pmodb_i, <???>);
76
77
         if (Status != XST_SUCCESS) {
78
                 xil_printf("Gpio PMODB Initialization Failed\r\n");
79
                 return XST_FAILURE;
80
         }
81
```

82






Software

C Application

- The code tests a loopback using PMOD connectors. Also, support is added to interface with MIO LED (MIO7).
- You have to complete the code by replacing <???> with the right instruction or value.

```
34 #include "xparameters.h"
35 #include "xgpio.h"
36 #include "xgpiops.h"
37 #include "xil_printf.h"
38 #include "sleep.h"
39
40 static XGpioPs psGpioInstancePtr;
41
42 #define EMIO_GPIO_BANK 2 // EMIO Bank
43 #define MIO_GPIO_BANK 0 // GPIOs connected directly to PS
44 #define MIO LED PIN 7 // LED pin on MIO is directly connected to pin 7 (MIO7)
45
46
47 int main(void)
48 {
49
          //PL GPIOs
50
          XGpio pmoda_o, pmodb_i;
51
52
          //PS GPIOs
          XGpioPs_Config *PSConfigPtr;
53
54
          int readVal, psVal;
55
56
         int Status;
57
58
          xil printf("\r\n--- Start the Program ---\r\n");
59
60
          /*
61
          * _____
62
           * PL GPIO Initialization
63
           *
             _____
64
65
      */
66
         Status = <???>(&pmoda o, XPAR PMOD A O DEVICE ID);
67
68
69
         if (Status != XST_SUCCESS) {
70
                 xil printf("Gpio PMODA Initialization Failed\r\n");
71
                 return XST_FAILURE;
72
         }
73
74
75
         Status = XGpio_Initialize(&pmodb_i, <???>);
76
77
         if (Status != XST_SUCCESS) {
78
                 xil_printf("Gpio PMODB Initialization Failed\r\n");
79
                 return XST FAILURE;
80
         }
81
82
```






Software

C Application

- The code tests a loopback using PMOD connectors. Also, support is added to interface with MIO LED (MIO7).
- You have to complete the code by replacing <??> with the right instruction or value.
- The output values will be displayed on the Host PC's monitor through serial communication between the PC-Host and the ZedBoard.

```
34 #include "xparameters.h"
35 #include "xgpio.h"
36 #include "xgpiops.h"
37 #include "xil_printf.h"
38 #include "sleep.h"
39
40 static XGpioPs psGpioInstancePtr;
41
42 #define EMIO_GPIO_BANK 2 // EMIO Bank
43 #define MIO GPIO BANK 0 // GPIOs connected directly to PS
44 #define MIO LED PIN 7 // LED pin on MIO is directly connected to pin 7 (MIO7)
46
47 int main(void)
48 {
          //PL GPIOs
49
50
          XGpio pmoda_o, pmodb_i;
51
52
          //PS GPIOs
53
          XGpioPs Config *PSConfigPtr;
54
55
          int readVal, psVal;
56
         int Status;
57
58
          xil printf("\r\n--- Start the Program ---\r\n");
59
60
          1*
61
          * _____
62
           * PL GPIO Initialization
63
             _____
64
65
      */
66
         Status = <???>(&pmoda o, XPAR PMOD A O DEVICE ID);
67
68
69
         if (Status != XST_SUCCESS) {
70
                 xil printf("Gpio PMODA Initialization Failed\r\n");
71
                 return XST_FAILURE;
72
         }
73
74
75
         Status = XGpio_Initialize(&pmodb_i, <???>);
76
77
         if (Status != XST_SUCCESS) {
78
                 xil_printf("Gpio PMODB Initialization Failed\r\n");
79
                 return XST_FAILURE;
80
         }
81
```


82





Test the complete design on the ZedBoard platform

to verify the implementation (Vitis and serial port).





Test on hardware








Cancel

Configuration

Test on hardware



									Serial port							
PMODA OUTOU		Outout	utput: 213, PMODB Rece				ceive: 213 PSGPIO Receive 13				Port:			Baud Rate:		
					Receive:			Receive		/dev/ttyACM0	1	•	115200	-	none	
					Receive:			Receive		racingricing	¢		115200		TRIC	
					Receive:			Receive			Bits:		Stop	bits:	Flow c	
					Receive:			Receive		8		•	1	_	none	
					Receive:			Receive		•				•	none	
					Receive:			Receive		Advanced Co	nfiguration Op	tions				
					Receive:			Receive								
					Receive:			Receive							OK	
					Receive:		PSGPIO	Receive	13							
					Receive:		PSGPIO	Receive	13							
	PMODA	Output:	224.	PMODB	Receive:	224	PSGPIO	Receive	14							
	PMODA	Output:	225.	PMODB	Receive:	225	PSGPIO	Receive	14							
	PMODA	Output:	226,	PMODB	Receive:	226	PSGPIO	Receive	14							
	PMODA	Output:	227.	PMODB	Receive:	227	PSGPIO	Receive	14							
	PMODA	Output:	228,	PMODB	Receive:	228	PSGPIO	Receive	14							
	PMODA	Output:	229,	PMODB	Receive:	229	PSGPIO	Receive	14							
	PMODA	Output:	230,	PMODB	Receive:	230	PSGPIO	Receive	14							
	PMODA	Output:	231,	PMODB	Receive:	231	PSGPIO	Receive	14							
	PMODA	Output:	232,	PMODB	Receive:	232	PSGPIO	Receive	14							
	PMODA	Output:	233,	PMODB	Receive:	233	PSGPIO	Receive	14							
	PMODA	Output:	234,	PMODB	Receive:	234	PSGPIO	Receive	14							
	PMODA	Output:	235,	PMODB	Receive:	235	PSGPIO	Receive	14							
	PMODA	Output:	236,	PMODB	Receive:	236	PSGPIO	Receive	14							
	PMODA	Output:	237,	PMODB	Receive:	237	PSGPIO	Receive	14							
					Receive:		PSGPI0	Receive	14							
	PMODA	Output:	239,	PMODB	Receive:	239	PSGPIO	Receive	14							
					Receive:		PSGPIO	Receive	15							
					Receive:		PSGPIO	Receive	15							
					Receive:		PSGPIO	Receive	15							
					Receive:			Receive								
					Receive:		PSGPIO	Receive	15							
					Receive:			Receive								
					Receive:			Receive								
					Receive:			Receive								
					Receive:			Receive								
					Receive:			Receive								
					Receive:			Receive								
					Receive:			Receive								
					Receive:			Receive								
					Receive:			Receive								
					Receive:			Receive								
	PMODA	Output:	255,	PMODB	Receive:	255	PSGPIO	Receive	15							



The Abdus Salam International Centre for Theoretical Physics



Joint ICTP-IAEA School on Systems-on-Chip based on FPGA for Scientific Instrumentation and Reconfigurable Computing



Thank you!

Trieste - Italy 2023