



The Abdus Salam
**International Centre
for Theoretical Physics**



IAEA

Joint ICTP-IAEA School on
Systems-on-Chip based on
FPGA for Scientific Instrumentation
and Reconfigurable Computing



The RVI communication block: ComBlock



Maynor Ballina

Multidisciplinary Laboratory
ICTP

Trieste - Italy
2023

Introduction


- Vendor specific interconnects (AXI, AVALON, Chiplink).
- What we learned yesterday?
 - AXI interconnect,
 - memory address,
 - data.
- Communication Block (ComBlock).



What is the ComBlock?


A communication block that abstracts you from the AXI protocol.

- Interconnect: AXI - Known interfaces (registers, RAM and FIFOs).
- Configurable resources, width, length, etc.
- Simple Clock-Domain-Crossing with FIFOs and TDPRAM.
- C driver for easy complete project integration.



Features

- I/O Registers, I/O FIFOs, and TDPRAM.
- AXI Lite: Registers and FIFOs.
- AXI Full: TDPRAM.



Registers

- 16 input registers (FPGA to Processor).
- 16 output registers (Processor to FPGA).
- User configurable data width, 1-32 bits.
- Input and output independently enabled.



FIFOs

- Input and output FIFOs.
- Customizable width and depth.
- Asynchronous.
- Control registers on the Processor's side.



FIFOs	
Input (FPGA to PROC)	Output (PROC to FPGA)
<input checked="" type="checkbox"/> Enable	<input checked="" type="checkbox"/> Enable
Data Width: <input type="text" value="16"/> [1 - 32]	Data Width: <input type="text" value="8"/> [1 - 32]
Depth: <input type="text" value="1024"/>	Depth: <input type="text" value="256"/>
Almost Full Offset: <input type="text" value="1"/>	Almost Full Offset: <input type="text" value="1"/>
Almost Empty Offset: <input type="text" value="1"/>	Almost Empty Offset: <input type="text" value="1"/>

TDPRAM

- Bidirectional.
- Clock-domain-crossing.
- Configurable depth, width and address width.

```

+ AXIF
- IO_DRAM
  ▶ ram_we_i
  ▶ ram_addr_i[15:0]
  ▶ ram_data_i[7:0]
  ◀ ram_data_o[7:0]
- ram_clk_i
- axif_aclk
◉ axif_aresetn
        
```


True Dual Port RAM (FPGA to PROC, PROC to FPGA)

Enable

Data Width	<input style="width: 90%;" type="text" value="8"/>	⊗	[1 - 32]
Address Width	<input style="width: 90%;" type="text" value="16"/>	⊗	[1 - 32]
Depth	<input style="width: 90%;" type="text" value="0"/>	⊗	

Processor interaction

- Device information in **xparameters.h**.
- Register mappings in **comblock.h**.
- CB_IREG, CB_OREG, ...
- Control registers.



C Drivers

- Read and write functions **single memory position**:

```
void cbWrite(UINTPTR baseaddr, u32 reg, u32 value)
```

```
u32 cbRead(UINTPTR baseaddr, u32 reg)
```

- Read and write several **contiguous memory positions**:

```
void cbWriteBulk(UINTPTR baseaddr, int *buffer, u32 depth)
```

```
void cbReadBulk(int *buffer, UINTPTR baseaddr, u32 depth)
```

Where and how to get it?

- Hosted on GitLab:

```
git clone https://gitlab.com/ictp-mlab/core-comblock.git
```

- Completely open source under BSD 3-clause license.
- Rodrigo Melo, collaboration between the Multidisciplinary Laboratory (MLAB) from The Abdus Salam International Centre for Theoretical Physics (ICTP, Italy) and the FPGA division of Micro and Nanotechnology from the National Institute of Industrial Technology (INTI, Argentina).



The Abdus Salam
**International Centre
for Theoretical Physics**



IAEA

Joint ICTP-IAEA School on
Systems-on-Chip based on
FPGA for Scientific Instrumentation
and Reconfigurable Computing



Introduction to Lab 2

ComBlock and RTL instantiation

**Prepared by
Maynor Ballina and Bruno Valinoti**


Multidisciplinary Laboratory
ICTP

Trieste - Italy
2023

Objectives



- Simulate a simple Arithmetic Logic Unit and understand the VHDL code.
- Use and configuration of the ComBlock IP.
- Understand the data transfer between PL and PS using ComBlock IP.
- Instantiate RTL blocks and control them through the ComBlock registers.
- Perform unsigned integer arithmetic operations.

Design description





ALU and Division Block


- RTL block, VHDL coded.
- Unsigned integer data.
- Customizable data width.
- RTL block, VHDL, generated by **Flopoco**.
- 32 bit floating point representation.



Simulation



Hardware creation



Software

- C driver, use ComBlock instructions.
- Configuration and data exchange.
- Unsigned integer arithmetic operations.
- Select the operation with an SW.
- Identify and print status flag.

```
### Testing the Comblock Registers  
Data in A=10, B=5  
operation status: 0  
operation option = 0, result = 0  
operation status: 0  
operation option = 1, result = 15  
operation status: 0  
operation option = 2, result = 5  
operation status: 0  
operation option = 3, result = 0  
operation status: 0  
operation option = 4, result = 0  
operation status: 0  
operation option = 5, result = 0  
operation status: 0  
operation option = 6, result = 0  
operation status: 0  
operation option = 7, result = 320  
operation exn: 0  
division R = 320  
sws value: 9
```



The Abdus Salam
**International Centre
for Theoretical Physics**



IAEA

**Joint ICTP-IAEA School on
Systems-on-Chip based on
FPGA for Scientific Instrumentation
and Reconfigurable Computing**



Thank you!

Trieste - Italy
2023