

Joint ICTP-IAEA School on Systemson-Chip Based on FPGA for Scientific Instrumentation and Reconfigurable Computing

## The Open Standard RISC-V Architecture

#### Fernando Rincón

University of Castilla-La Mancha fernando.rincon@uclm.es





Smr3891 – ICTP (Nov. 2023)

## Agenda

- RISC-V short history
- What's really RISC-V?
- RISC-V ISA Specification
- Open Source Hardware
- Licensing
- Roadmap & needs

# Little History

#### • Started as a 3-month project in 2010 I UC Berkerley

- Purpose: design a simple ISA to be later extended
- Why?

Now:

- Commercial ISAs too complex
- Royalties



## Industry Innovation on RISC-V



#### **Expected Growth**



# What's really RISC-V

- Royalties-free high quality RISC ISA
- Standard mantained by the RISC-V Foundation
- General-purpose wide-spectrum architecture
  - From microcontroller to supercomputers
- Available under a permissive license
- It's not:
  - A company
  - A CPU implementation

### **RISC-V** Foundation

#### • Non-profit organization founded in 2015

- Responsible for the standard
- Drives future evolution
- Architecture verification
- Promotion



#### **Foundation Mission Statement**

The RISC-V Foundation is a non-profit consortium chartered to standardize, protect, and promote the free and open RISC-V instruction set architecture together with its hardware and software ecosystem for use in all computing devices.

29 November 2016

**RISC-V** Foundation

Smr3891 – ICTP (Nov. 2023)

5

#### Members

#### Across 70 countries



## **Dedicated Community**



### **RISC-V ISA**

C	Ĉ ŀ	nttps://ri	scv.org/t	echnica	l/specifications/									A»	L0) 2	Z	ß	¢	£≡	<u>ب</u>
У	in	٠	۳	•							Languages	✓ Ter	h Meetin	gs	Community	Meeting	s V	Norking Grou	ups Porta	Join
2	R		<b></b> \	8		Abo	ıt RISC-V	~	Membership	~	RISC-V Exchange	Tech	nical N	~ [	News & Eve	ents N	<ul><li>C</li></ul>	ommunity	y ~	Q

#### Specifications

The RISC-V instruction set architecture (ISA) and related specifications are developed, ratified and maintained by RISC-V International contributing members within the RISC-V International Technical Working Groups. Work on the specification is performed on GitHub, and the GitHub issue mechanism can be used to provide input into the specification.

If you would like more information on becoming a member, please see the membership page.

#### ISA Specifications (Ratified)

The specifications shown below represent the current, ratified and published releases.

- Volume 1, Unprivileged Specification version 20191213 [PDF]
- Volume 2, Privileged Specification version 20211203 [PDF]

Work on these specifications occurs on GitHub. Past ratified releases include the term "ratified" in the GitHub release tag.

Specifications for recently ratified extensions, but not yet integrated into the above manuals, are shown on the RISC-V Recently Ratified Extensions wiki page.

#### ISA Extension Proposals (Not Yet Ratified)

New ISA specification extension proposals can be found on the RISC-V Specification Status wiki page.

#### Non-ISA Specifications

If you are looking for a complete list of specifications, including our non-ISA specifications and our Compatibility Test Framework, visit the RISC-V Technical Specifications page.



## **RISC-V ISA**

- Follows a convention to describe different "flavours" for a specific implementation
- ISA naming format:
  - RV[###][abc....xyz] RV: Implies RISC-V architecture
  - [###]: {32, 64, 128}
    - width of integer register file
    - with of the user address space
  - [abc...xyz]: Describes de set of extensions included

### **RISC-V** Extensions

- Extensions define instructions: as extensiones definen las instrucciones.
  - "I" (Integer) only required extension.
    Defines 47 different instructions
  - RISC-V spec. defines several optional "standard extensions"
  - RISC-V allow user-specific nonstandard extensions

#### • Examples:

- RV32I: Most basic RISC-V
- RV32IMAC:
  - Integer + Multiply + Atomic + Compressed
- RV64GC: 64 bits IMAFDC de

Code	Extension
I	Integer
М	Integer Multiplication and Division
Α	Atomics
F	Single-Precision Floating Point
D	Double-Precision Floating Point
G	General Purpose = IMAFD
X	Non-standard extension

#### **RISC-V** Extensions

R	V32IMA	10									
	LR.W	)	SC.W		.w	AMOOR.W		AMOXOR.W	Y	C.LW	C.AND
(	AMOADD.W	)	AMOMIN.W		x.w	AMOMINU.W		AMOMAXU.W	(	C.FLW	C.ANDI
(	AMOSWAP.W	) <	32 bits <del>&gt;</del>					RV32A	(	C.FLD	C.OR
		_			Ato	omic Instruc	tior	ISA Extension	ע (	C.LWSP	C.XOR
(	MULH	)(	DIV	) MUL	$\square$	REM	$\supset$	REMU		C.FLWSP	C.LI
(	MULHU	)(	DIVU	)					(	C.FLDSP	C.LUI
(	MULHSU	) <sup> </sup> <	32 bits⇒					RV32M	(	C.SW	C.SLLI
>			Ir	nteger Mul	tiplicati	ion and Divi	sio	n ISA Extensio	<b>P</b> (	C.FSW	C.SRLI
	ADD	)(	ADDI	AND	$\square$	ANDI	$\sum$	BEQ		C.FSD	C.SRAI
	SLL	)(	SRL	OR	$\square$	ORI	$\sum$	BNE		C.SWSP	C.BEQZ
	SLLI	)(	SRLI			XORI	$\mathbf{)}$	BGE		C.FSWSP	C.BNEZ
	SLT	)(	SLTU	SRA		LUI	$\mathbf{)}$	BGEU		C.FSDSP	C.J
	SLTI	)(	SLTIU	SRAI		AUIPC	$\sum$	BLT		C.ADD	C.JR
	LB	)(	LH			SB	$\sum$	BLTU	(	C.ADDI	C.JAL
(	LBU	)(	LHU	) sw		SH	$\mathbf{D}$	JAL		C.ADDI16SP	C.JALR
(	CSRRW	)(	CSRRS	CSRR		ECALL	$\mathbf{)}$	JALR		C.ADDI4SPN	C.EBREAK
(	CSRRWI	)(	CSRRSI	CSRR		EBREAK	$\mathbf{D}$	SUB		C.SUB	C.MV
(	FENCE	)(	FENCE.I	<b>←</b> 32 bits	$\rightarrow$			RV32I		< 16 bits>	RV32C
							Ba	ase Integer ISA		Compresse	d ISA Extension

# **RISC-V** Register File

Registro	ABI Name	Description	Saver
x0	Zero	Hard-wired zero	-
x1	ra	Return address	Caller
x2	sp	Stack Pointer	Callee
х3	gp	Global Pointer	-
x4	tp	Thread pointer	-
x5-7	t0-2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function Arguments/return values	Caller
x12-17	s2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller

- RV32I/64I have 32 integer registers
- 32 optional floating point registers
- RV32E is a reduced version for embedded with just 16 registers
- Width determined by ISA.
- Application Binary Interface (ABI) de RISC-V defines standard functionality
- Enables Sw interoperability

#### **RISC-V** Addressing Modes

- Privileges spec. in RISC-V defines 3 levels (modes)
- Machine Mode is the highest and the only required
- Very flexible. Adaptable to the range from microcontrollers to high-performance processors.
- Machine, Hypervisor and Supervisor have own Control and State Registers (CSRs).

**RISC-V** 

RISC-V Modes								
Level	Name	Abbr.						
0	User/Application	U						
1	Supervisor	S						
2	Hypervisor	HS						
3	Machine	М						

Supported Combinations of Modes							
Supported Levels	Modes						
1	М						
2	M, U						
3	M, S, U						
4	M, HS, S, U						

# **Basic Instructions format**

#### • R

- Register to register instructions

#### •

- Operations with constant and/or immediate values

#### • S/SB

- Operations with 2 source registers
- U/UJ
  - Operations with large constant and/or immedites

31	25 24 20	19 1	14 1	11	6	0
funct7	rs2	rsl	funct3	rd	opcode	R-type
$\operatorname{imm}[1]$	1: )]	rs1	funct3	rd	opcode	I-type
$\operatorname{imm}[11:5]$	rs2	rs1	funct3	imm[4:0]	opcode	S-type
	imm[31:12			rd	opcode	U-type

### **Basic Instructions Coding**

	imm[31:12]			rd	0110111	LUI						
	imm[31:12]	rd	0010111	AUIPC								
imr	n[20 10:1 11 19	rd	1101111	JAL								
imm[11:0	0]	rs1	000	rd	1100111	JALR						
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ						
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE						
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT						
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE						
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU						
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU						
imm[11:0	<u>[</u>	rs1	000	rd	0000011	LB						
imm[11:0	D]	rs1	001	rd	0000011	LH						
imm[11:0	D]	rs1	010	rd	0000011	LW						
imm[11:0	D]	rs1	100	rd	0000011	LBU						
imm[11:0	0]	rs1	101	rd	0000011	LHU						
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB						
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH						
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW						
imm[11:0	Ď]	rs1	000	rd	0010011	ADDI						
imm[11:0	D]	rs1	010	rd	0010011	SLTI						
imm[11:0	D]	rs1	011	rd	0010011	SLTIU						
imm[11:0	imm[11:0]		imm[11:0]		imm[11:0]		1:0] rs1		100	rd	0010011	XORI
imm[11:0	D]	rs1	110	rd	0010011	ORI						
imm[11:0	D]	rs1	111	rd 0010013		ANDI						
0000000	shamt	rs1	001	rd	0010011	SLLI						
0000000	shamt	rs1	101	rd	0010011	SRLI						
0100000	shamt	rs1	101	rd	0010011	SRAI						
0000000	rs2	rs1	000	rd	0110011	ADD						

#### **RV32I** Base Instruction Set

# **Open Hardware**

- Design of physical object, such as electronic circuits, development boards and/or devices
- Layouts, specifications, schematics and interfaces are public
- They can be freely studied, modified, used and distributed



#### osHW Benefits

#### • Accelerated innovation:

- Open collaboration and feedback promote fast improvement and novel solutions
- Accesibility:
  - Easier access to technology
  - Lowers the barrier to feasible product design

#### • Transparency & trust:

- User have access to the code
- Code can be understood
- Code can be audited
- This generates trust

### osHW is not just ...

- public sharing. Need for:
  - Maintenaince & support
  - Documentation
  - Avoid effort fragmentation
  - Governance:
    - Balance control between different stateholders



Courtesy of rawpixel.com in Freepik

#### Main osHw initiatives



# Most common licensing mechanisms

- Creative Commons Zero (CC0): Allows unrestricted use and waives all copyright rights. The hardware is placed in the public domain.
- Creative Commons Attribution-ShareAlike (CC-BY-SA): Allows the use, modification, and distribution of the hardware, provided that credit is given to the author and modified versions are shared under the same license.
- **GNU General Public License (GPL)**: De-facto standard. Requires that any improvements or modifications to the hardware be shared with the same GPL license. LGPL is the weakly reciprocal version.
- CERN Open Hardware License (CERN OHL): Based on the copyleft principle, it requires that any redistribution of the hardware, along with its modifications, remains open source. There are three variants: permissive, weakly reciprocal/strongly reciprocal.
- **Apache License 2.0**: Can be used in permissive contexts for open hardware projects.

# **RISC-V** Roadmap

- Each need has different requirements:
  - Size & cost
  - Energy efficiency
  - Performance

#### • Objetive:

- Provide different types of processors
- RISC-V, beyond RISC-V, ultra lowpower, high-end
- Different types of profiles
- Solutions highly adaptable & configurable
- Need for the development of a large number of IP Cores



#### **RISC-V Core IP Roadmap**

OpenSource Hw & Sw Working Group

### **Domain Specific Architectures**

- Evenmore, CPUs are not the only processors
- CPUs are convenient if:
  - Memory access patterns are predictable (cache)
  - Reasonable balance between control vs computation
  - Execution of different types of tasks
- End of Moore's law -> need for optimization
  - Specific processors/accelerators
  - More convenient of other types of data access patterns
  - Optimized datapaths for specific computations
    - Ej: matrix/vectorial operations for deep learning



#### Google TPU



### **Custom Accelerators**

- Domain specific architectures are complemetary to the CPU
- They provide acceleration for specific tasks
  - The rest handled by the CPU
- Many types depending on the purpose
  - Digital Signal Processing
  - Deep learning
  - 3D Vision for self-driving cars
  - Post-quantum cryptografy

- ...

 Implemented as ASICs or using FPGAs

- Integration needs
  - Definition of CPU $\rightarrow$ accel interface
    - Reusable solutions
    - Specific but standarized buses
    - Communication IP Cores
  - Memory:
    - High speed / high bandwidth buses
  - CPU
    - Selection of the right processor
    - Specific extensions for the ISA
  - SW:
    - O.S. drivers
    - Libraries for user applications

# A starting point

• The IBEX project: https://github.com/lowRISC/ibex/tree/master



# A starting point

PerfXLab boards



# A starting point

• Beagle Board: https://www.beagleboard.org

