



#### UNIVERSITÀ DEGLI STUDI DI TRIESTE

ICTP



Joint ICTP-IAEA School on Systems-on-Chip based on FPGA for Scientific Instrumentation and Reconfigurable Computing



**Romina Soledad Molina** 

**MLAB - STI** 

Trieste - Italy 2023

E-mail: rmolina@ictp.it



#### Outline

- Introduction.
- Machine learning (ML).
- Remarks from SOTA.
- ML and model compression techniques
- An end-to-end workflow to compress and deploy DNN on FPGA.
  - DNN training and compression.
  - Integration with a hardware synthesis tool for ML.
  - Hardware assessment framework.
- Applications.
  - Gamma/Neutron discrimination.
  - Image classification based on CNN.
  - Pulse shape discriminator for cosmic rays studies













Low latency





Low latency

Low power consumption

SoC-based FPGA



Low latency

Low power consumption

High parallelism





Low latency

Low power consumption

High parallelism

**Resource-constrained devices** 

SoC-based FPGA























. Towards ML-based models implemented on resource-constrained devices.



- . Towards ML-based models implemented on resource-constrained devices.
- . SOTA models: VGG16, MobileNet V2, BERT, U-Net, YOLO.



- . Towards ML-based models implemented on resource-constrained devices.
- . SOTA models: VGG16, MobileNet V2, BERT, U-Net, YOLO.
- . Compression: focused on pruning and quantization.



- . Towards ML-based models implemented on resource-constrained devices.
- . SOTA models: VGG16, MobileNet V2, BERT, U-Net, YOLO.
- . Compression: focused on pruning and quantization.
- . Workflows addressing some parts of the development cycle.



- . Towards ML-based models implemented on resource-constrained devices.
- . SOTA models: VGG16, MobileNet V2, BERT, U-Net, YOLO.
- . Compression: focused on pruning and quantization.
- . Workflows addressing some parts of the development cycle.
- . Off-chip memory transactions.



- . Towards ML-based models implemented on resource-constrained devices.
- . SOTA models: VGG16, MobileNet V2, BERT, U-Net, YOLO.

Memory footprint and latency

- . Compression: focused on pruning and quantization.
- . Workflows addressing some parts of the development cycle.
- . Off-chip memory transactions.



- . Towards ML-based models implemented on resource-constrained devices.
- . SOTA models: VGG16, MobileNet V2, BERT, U-Net, YOLO.
- . Compression: focused on pruning and quantization.
- . Workflows addressing some parts of the development cycle.
- . Off-chip memory transactions.

Memory footprint and latency Ensemble of compression

techniques



- . Towards ML-based models implemented on resource-constrained devices.
- . SOTA models: VGG16, MobileNet V2, BERT, U-Net, YOLO.
- . Compression: focused on pruning and quantization.
- . Workflows addressing some parts of the development cycle.
- . Off-chip memory transactions.





- . Towards ML-based models implemented on resource-constrained devices.
- . SOTA models: VGG16, MobileNet V2, BERT, U-Net, YOLO.
- . Compression: focused on pruning and quantization.
- . Workflows addressing some parts of the development cycle.
- . Off-chip memory transactions.

010.	Memory footprint and latency
nt cycle.	Ensemble of compression techniques
	On-chip memory deployment
uctivity	End-to-end workflow

Prod



## **ML and model compression techniques**



#### ML and model compression techniques for reconfigurable hardware accelerators

**Ensemble of compression techniques -** Exploration of the interplay between:



#### ML and model compression techniques for reconfigurable hardware accelerators

Pruning	Quantization	Knowledge distillation



#### ML and model compression techniques for reconfigurable hardware accelerators





International Centre for Theoretical Physics





International Centre for Theoretical Physics





International Centre for Theoretical Physics

**Ensemble of compression techniques -** Exploration of the interplay between:





# An end-to-end workflow to efficiently compress and deploy DNN on SoC/FPGA



### **End-to-end workflow**

#### A- DNN training and compression





## **End-to-end workflow**

#### A- DNN training and compression





## **End-to-end workflow**

#### A- DNN training and compression





# A. DNN training and compression



### **DNN training and compression** Stage 1 - Teacher training





### **DNN training and compression** Stage 1 - Teacher training




### **DNN training and compression** Stage 1 - Teacher training





## **DNN training and compression** Stage 2 - Student training





## **DNN training and compression** Stage 2 - Student training





# **DNN training and compression** Stage 2 - Student training











🚱 ONNX





























ML framework support:

- (Q)Keras
- **PyTorch** (limited)
- (Q)ONNX (in development)





#### ML framework support:

- (Q)Keras
- **PyTorch** (limited)
- (Q)ONNX (in development)

Neural networks architectures:

- Fully Connected NN
- Convolutional NN
- Recurrent NN
- Graph NN





#### ML framework support:

- (Q)Keras
- **PyTorch** (limited)
- (Q)ONNX (in development)

Neural networks architectures:

- Fully Connected NN
- Convolutional NN
- Recurrent NN
- Graph NN

#### HLS backends:

- Vivado HLS
- Intel HLS
- Vitis HLS (experimental)



#### **Python integration**

'he Abdus Salam

International Centre for Theoretical Physics



1 from tensorflow.keras.models import load\_model
2 from sklearn.metrics import accuracy\_score
3 model = load\_model('model\_keras\_MLP.h5')
4 model.summary()

Model: "sequential"

UNIVERSITÀ

DEGLI STUD

Layer (type)	Output	Shape	Param #
fcl (Dense)	(None,	60)	3900
relu1 (Activation)	(None,	60)	0
fc0 (Dense)	(None,	40)	2440
relu0 (Activation)	(None,	40)	0
fc2 (Dense)	(None,	30)	1230
relu2 (Activation)	(None,	30)	0
for (Dense)	(None	10)	210



#### **Python integration**

UNIVERSITÀ

DEGLI STUD

'he Abdus Salam

International Centre for Theoretical Physics



#### **Python integration**

JNIVERSITÀ

DEGLI STUD

he Abdus Salam

International Centre

for Theoretical Physics



```
import hls4ml
import plotting
hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']
hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding mode = 'AP RND'
hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation mode = 'AP SAT'
config = hls4ml.utils.config from keras model(model, granularity='name')
config['Model'] = {'Precision' : 'ap fixed<17,16>', 'ReuseFactor' : 1, 'Strategy' : 'Latency'}
config['LayerName']['fc1']['Precision']['weight'] = 'ap fixed<9, 1>'
config['LayerName']['softmax']['Precision'] = 'ap fixed<32,15>'
print("-----
                        plotting.print dict(config)
print("-----
hls model = hls4ml.converters.convert from keras model(model,
                                                   hls confia=confia.
                                                   output dir='model 3/MLP student smr3765'
hls model.compile()
```



#### Network description generated inside HLS project

International Centre for Theoretical Physics



63	
64	layer3 t layer3 out[N LAYER 3];
65	<pre>#pragma HLS ARRAY PARTITION variable=layer3 out complete dim=0</pre>
66	<pre>nnet::dense latency<input2 config3="" layer3="" t,="">(input1, layer3 out, w3, b3);</input2></pre>
67	
68	layer5 t layer5 out[N LAYER 3];
69	<pre>#pragma HLS ARRAY PARTITION variable=layer5 out complete dim=0</pre>
70	<pre>nnet::relu<layer3 config5="" layer5="" relu="" t,="">(layer3 out, layer5 out);</layer3></pre>
71	
72	layer6 t layer6 out[N LAYER 6];
73	<pre>#pragma HLS ARRAY PARTITION variable=layer6 out complete dim=0</pre>
74	<pre>nnet::dense latency<layer5 config6="" layer6="" t,="">(layer5 out, layer6 out, w6, b6);</layer5></pre>
75	에 가지 않는 것 같은 것 같아요. 이야지 않는 것은 것 같은 것 같은 것 같아요. 이야지 않는 것 같아요. 이야지 않는 것 같아요. 이야지 않는 것
76	layer8_t layer8_out[N_LAYER_6];
77	<pre>#pragma HLS ARRAY_PARTITION variable=layer8_out complete dim=0</pre>
78	<pre>nnet::relu<layer6_t, layer8_t,="" relu_config8="">(layer6_out, layer8_out);</layer6_t,></pre>
79	
80	layer9_t layer9_out[N_LAYER_9];
81	<pre>#pragma HLS ARRAY_PARTITION variable=layer9_out complete dim=0</pre>
82	<pre>nnet::dense_latency<layer8_t, config9="" layer9_t,="">(layer8_out, layer9_out, w9, b9);</layer8_t,></pre>
83	
84	layer11_t layer11_out[N_LAYER_9];
85	<pre>#pragma HLS ARRAY_PARTITION variable=layer11_out complete dim=0</pre>
86	nnet::relu <layer9_t, layer11_t,="" relu_config11="">(layer9_out, layer11_out);</layer9_t,>
82	laver12 + laver12 out[N LAVER 12].
80	#program HIS APPAY DAPTITIAN variable-laver12 out complete dim-A
90	npt dyma his hatency/layer11 t layer12 t config12>(layer11 out layer12 out w12 h12).
91	
92	laver14 t laver14 out[N LAYER 12]:
93	#pragma HLS ARRAY PARTITION variable=layer14 out complete dim=0
94	nnet::relu <laver12 config14="" laver14="" relu="" t.="">(laver12 out. laver14 out):</laver12>
95	
96	laver15 t laver15 out[N LAYER 15]:
97	<pre>#pragma HLS ARRAY PARTITION variable=layer15 out complete dim=0</pre>
98	<pre>nnet::dense latency<layer14 config15="" layer15="" t,="">(layer14 out, layer15 out, w15, b15);</layer14></pre>
99	
100	<pre>nnet::softmax<layer15 config17="" result="" softmax="" t,="">(layer15 out, layer17 out);</layer15></pre>
101	

#### **QKeras for quantization-aware training**

JNIVERSITÀ

DEGLI STUDI

he Abdus Salam

International Centre

for Theoretical Physics



```
# MLP architecture
# Create the student OKERAS
studentQ MLP = keras.Seguential(
        Input(shape=(30,)),
        QDense(20, name='fcl',
                 kernel guantizer=guantized bits(9,1,alpha=1), bias guantizer=guantized bits(23,15,alpha=1)),
        QActivation(activation=quantized relu(16,15), name='relu1'),
        ODense(10, name='fc2'.
                 kernel quantizer=quantized bits(9,1,alpha=1), bias quantizer=quantized bits(23,15,alpha=1)),
        OActivation(activation=quantized relu(16.15), name='relu2').
        QDense(10, name='fc6',
                 kernel quantizer=quantized bits(9,1,alpha=1), bias quantizer=quantized bits(23,15,alpha=1)),
        QActivation(activation=quantized relu(16,15), name='relu3'),
        ODense(4, name='output',
                 kernel quantizer=quantized bits(32,15,alpha=1), bias quantizer=quantized bits(32,15,alpha=1)),
        Activation(activation='softmax', name='softmax')
    ],
    name="student".
print gstats(studentQ MLP)
```



# C. Hardware assessment framework



### Hardware assessment framework







# **Applications**



Gamma/neutron discrimination



Gamma/neutron discrimination Pest classification in fruit crops



Gamma/neutron discrimination

Pest classification in fruit crops Pulse shape discriminator for cosmic rays studies





# **Gamma/Neutron** discrimination



Gamma/neutron discrimination

International Centre for Theoretical Physics

- Tagged dataset of gamma and neutron events from Deuterium-Deuterium
   (DD) and Deuterium-Tritium (DT) generators.
- The dataset was recorded at the Neutron Science Facility (NSF) of the Nuclear Science and Instrumentation Laboratory (NSIL), IAEA.
- The detector is based on a small **CLYC** (Cs2LiYCl6:Ce) crystal (0.5 in diameter by 30 mm length) coupled to a 4-element SiPM array.
- The data were **sampled at 4 GSPS with 10-bits resolution** using a CAEN DT5761 digitizer.
- The total gamma and neutron events in this dataset are 10913 and 27696, respectively.



Gamma/neutron discrimination



Morales, I. R., Crespo, M. L., Bogovac, M., Cicuttin, A., Kanaki, K., & Carrato, S. (2023). Gamma/neutron classification with SiPM CLYC detectors using frequency-domain analysis for embedded real-time applications. Nuclear Engineering and Technology.

Dataset from https://doi.org/10.5281/zenodo.8037059



Gamma/neutron discrimination

Subsampling was done to allow the dataset to be used in **real-time embedded deployments**, leading to a **10 MSPS** final sampling rate.

Dataset from https://doi.org/10.5281/zenodo.8037059



Gamma/neutron discrimination

NIVERSIT

e Abdus Salam

International Centre for Theoretical Physics

> Subsampling was done to allow the dataset to be used in **real-time embedded deployments**, leading to a **10 MSPS** final sampling rate.

Dataset from https://doi.org/10.5281/zenodo.8037059





Gamma/neutron	
discrimination	

#### **Teacher based on MLP**

- 2,267 parameters
- Composed of
  - 4 FC layers
- Accuracy:
  - Gamma: 99.44%
  - Neutron: 98.22%



Gamma/neutron discrimination

#### **Teacher based on MLP**

- 2,267 parameters
- Composed of
  - 4 FC layers
- Accuracy:
  - Gamma: 99.44%
  - Neutron: 98.22%

#### Student based on MLP

- 950 parameters
- Composed of
  - 3 FC layers
- 9-bit fixed point
- Sparsity: 30%
- Accuracy:
  - Gamma: 98%
  - Neutron: 97.22%



• SoC memory footprint in terms of resource utilization @100MHz

• Zedboard platform: LUT below 41%, DSP 35%, BRAM 0%, FF 21%

Gamma/neutron discrimination



• SoC memory footprint in terms of resource utilization @100MHz

Zedboard platform: LUT below 41%, DSP 35%, BRAM 0%, FF 21%

Gamma/neutron discrimination

International Centre for Theoretical Physics

- SoC latency
  - Zedboard platform: **45 clk cycles (0.225 us)**



# **Image classification based on CNN**



Pest classification in fruit crops Precision agriculture on the edge


















Precision agriculture on the edge Nectras IoT trap Captured image Other insects Pest classification in fruit crops Lobesia botrana













Pest classification in fruit crops Teacher architecture based on VGG16 and obtained through transfer learning - 14,818,706 parameters -













- Overall accuracy
  - Teacher architecture: 98.87%
  - Student architecture: **95.78%**

Pest classification in fruit crops



Pest classification in fruit crops

International Centre for Theoretical Physics

- Overall accuracy
  - Teacher architecture: **98.87%**
  - Student architecture: 95.78%
- SoC memory footprint in terms of resource utilization @200MHz
  - KRIA platform: **below 21%**
  - PYNQ-Z1 platform: below 63%



# Pulse shape discriminator for cosmic rays studies



Pulse shape discriminator for cosmic rays studies





Pulse shape discriminator for cosmic rays studies



Left. Teacher architecture based on MLP - 16,352 parameters.

**Right:** Distilled architecture - **529** parameters Compression ratio: 30.91*x*.



Pulse shape discriminator for cosmic rays studies

- Overall accuracy
  - Teacher architecture: 99.70%
  - Student architecture: 98.96%
    - 8-bit fixed point
    - Target sparsity: 20%



Pulse shape discriminator for cosmic rays studies

International Centre for Theoretical Physics

• Overall accuracy

INIVERSITÀ

- Teacher architecture: **99.70%**
- Student architecture: **98.96%** 
  - 8-bit fixed point
  - Target sparsity: 20%
- SoC memory footprint in terms of resource utilization @200MHz
  - Artix-7: below 27%



Pulse shape discriminator for cosmic rays studies

International Centre for Theoretical Physics

• Overall accuracy

JNIVERSIT

- Teacher architecture: **99.70%**
- Student architecture: **98.96%** 
  - 8-bit fixed point
  - Target sparsity: 20%
- SoC memory footprint in terms of resource utilization @200MHz
  - Artix-7: **below 27%**
- SoC latency @200MHz
  - Artix-7: 10 clock cycles



The Abdus Salam

International Centre

for Theoretical Physics

UNIVERSITÀ

DEGLI STUDI

DITRIESTE



Pulse shape discriminator for cosmic rays

In [ ]: from pyng import Overlay

Pulse shape discriminator for cosmic rays studies JNIVERSITÀ

DEGLI STUD

e Abdus Salam

International Centre for Theoretical Physics

In [ ]:	ol.ip_dict
In [ ]:	dma = ol.axi_dma_0 dma_send = ol.axi_dma_0.sendchannel dma_recv = ol.axi_dma_0.recvchannel
In [ ]:	<pre>from pynq import allocate import numpy as np data_size = 30 input_buffer = allocate(shape=(data_size,), dtype=np.uint32)</pre>
In [ ]:	<pre>x3 = [0, 2, 0, 0, 0, 0, 2, 14, 68, 231, 232, 232, 232, 230, 232, 231, 233, 232, 231, 231, 232, 232, 231, 230, 232, 231, 232, 231, 231, 230] for i in range(0, data_size): input_buffer[i] = x3[i]</pre>
In [ ]:	<pre>import matplotlib.pyplot as plt plt.figure(figsize=(15,7)) plt.xlabel('Samples', fontsize=11) plt.ylabel('Amplitude', fontsize=11) plt.grid(True, alpha=1.0) plt.plot(3, 'o' label="Signal 1" color='navy' markersize=7 lw=1)</pre>



PYNQ.



Pulse shape discriminator for cosmic rays studies JNIVERSITÀ

DEGLI STUD

'he Abdus Salam

International Centre for Theoretical Physics

<pre>hls_ip = ol.inference_HW_0</pre>
hls_ip.register_map
<pre># Initialize HLS IP core CONTROL_REGISTER = 0x0 hls_ip.write(CONTROL_REGISTER, 0x81) # 0x81 will set bit 0</pre>
hls_ip.register_map
<pre># Start the DMA transfer dma_send.transfer(input_buffer)</pre>
<pre>output_buffer = allocate(shape=(4,), dtype=np.uint32)</pre>
<pre>dma_recv.transfer(output_buffer)</pre>
<pre>for i in range(4):     print((output_buffer[i]))</pre>







#### **Final remarks**

- The experiments show that the proposed workflow successfully generates compressed models, leading to a **fully on-chip memory-mapped implementation** on the FPGA.
- The **integration of KD** into the ensemble of compression techniques contributes to achieving a balanced student model in terms of size, computational efficiency, and accuracy.
- The workflow addresses the entire development cycle: from the ML-based architecture training to the hardware deployment, overcoming the limitations outlined in previous works.
- Furthermore, the **ComBlock** in the hardware assessment framework facilitates the model performance evaluation in the FPGA by simplifying the communication interfaces.



#### References

[1] Choudhary, T., Mishra, V., Goswami, A., Sarangapani, J.: A comprehensive survey on model compression and acceleration. In: Artificial Intelligence Review, 53(7), pp. 5113--5155, 2020, doi: https://doi.org/10.1007/s10462-020-09816-7.

[2] Hinton, G.; Vinyals, O.; Dean, J.: Distilling the knowledge in a neural network. In: arXiv preprint arXiv:1503.02531, 2(7), 2015, doi: https://doi.org/10.48550/arXiv.1503.02531.

[3] Blalock, D.; Gonzalez Ortiz, J. J.; Frankle, J.; Guttag, J. (2020).: What is the state of neural network pruning?. In: Proceedings of machine learning and systems, 2, pp. 129--146, 2020.

[4] Liang, T.; Glossner, J.; Wang, L.; Shi, S.; Zhang, X.: Pruning and quantization for deep neural network acceleration: A survey. In: Neurocomputing, 461, pp. 370--403, 2021, doi: https://doi.org/10.1016/j.neucom.2021.07.045.

[5] Duarte, J.; Han, S.; Harris, P.; Jindariani, S.; Kreinar, E.; Kreis, B.; Ngadiuba, J.; Pierini, M.; Rivera, R.; Tran, N.; Wu, Z. : Fast inference of deep neural networks in FPGAs for particle physics. In: Journal of Instrumentation, 13(07), 2018, https://doi.org/10.1088/1748-0221/13/07/P07027.

[6] Wang, Qi-Jin; Zhang, Sheng-Yu; Dong, Shi-Feng; Zhang, Guang-Cai; Yang, J.; Li; R., Wang, Hong-Qiang: Pest24: A large-scale very small object dataset of agricultural pests for multi-target detection. In: Computers and Electronics in Agriculture, Volume 175, 2020, doi: https://doi.org/10.1016/j.compag.2020.105585.

[7] Molina, R. S.; Gil-Costa, V.; Crespo, M. L.; Ramponi, G.: High-Level Synthesis Hardware Design for FPGA-based Accelerators: Models, Methodologies, and Frameworks. In: IEEE Access, 2022, doi:10.1109/ACCESS.2022.3201107.

[8] García Ordóñez, L.G.; Molina, R.S.; Morales Argueta, I.R. Morales; Crespo, M.L.; Cicuttin, A.; S. Carrato, G. Ramponi, H.E. Pérez Figueroa, and M.G. Ballina Escobar: Pulse Shape Discrimination for Online Data Acquisition in Water Cherenkov Detectors Based on FPGA/SoC. In: 37th International Cosmic Ray Conference (ICRC2021), 2021, doi: https://doi.org/10.22323/1.395.0274

[9] Molina, R. S., Carrer, V., Ballina, M., Crespo, M. L., Bollati, L., Sequeiro, D., ... & Ramponi, G. (2022, September). MI-based classifier for precision agriculture on embedded systems. In International Conference on Applications in Electronics Pervading Industry, Environment and Society (pp. 117-124). Cham: Springer Nature Switzerland.

[10] Wang, Q. J., Zhang, S. Y., Dong, S. F., Zhang, G. C., Yang, J., Li, R., & Wang, H. Q. (2020). Pest24: A large-scale very small object data set of agricultural pests for multi-target detection. Computers and Electronics in Agriculture, 175, 105585.

[11] Morales, I. R., Crespo, M. L., Bogovac, M., Cicuttin, A., Kanaki, K., & Carrato, S. (2023). Gamma/neutron classification with SiPM CLYC detectors using frequency-domain analysis for embedded real-time applications. Nuclear Engineering and Technology.





#### UNIVERSITÀ DEGLI STUDI DI TRIESTE

**ICTP** 



Joint ICTP-IAEA School on Systems-on-Chip based on FPGA for Scientific Instrumentation and Reconfigurable Computing



Trieste - Italy 2023