
FPGAs Computing Just Right: **Application-Specific Arithmetic**

Florent de Dinechin







Outline (complete with advertizing and all)

Florent de Dinechin Martin Kumm

Application-Specific Arithmetic

Computing Just Right for the Reconfigurable Computer and the Dark Silicon Era Anti-introduction: the arithmetic you want in a processor What they didn't tell you about FPGA architectures Some opportunities of hardware computing just right A few FPGA success stories Conclusion

D Springer

Anti-introduction: the arithmetic you want in a processor

Anti-introduction: the arithmetic you want in a processor

What they didn't tell you about FPGA architectures

Some opportunities of hardware computing just right

A few FPGA success stories

Conclusion


F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

The good arithmetic in a general-purpose processor is the most generally useful: **additions**, **multiplications**, and then?


- Should a processor include a divider? A square root?
- Should a processor include elementary functions (exp, log sine/cosine)? Which?
- Should a processor include decimal hardware?
- Should a processor include an 8-bit tensor multiplier?

Θ ...

How do you divide 25 by 5 in binary?



How do you divide 25 by 5 in binary?




Just like decimal, but simpler

- find the next quotient digit
- multiply this digit by the dividend
- subtract from the divisor

it can be 0 or 1, so try 1 this one is easy one subtraction here

How do you divide 25 by 5 in binary?




Just like decimal, but simpler

- find the next quotient digit it can be 0 or 1, so try 1
 multiply this digit by the dividend this one is easy
 subtract from the divisor one subtraction here
 if the remainder is positive,

 keep it and proceed to next iteration
- start again, one digit to the right

How do you divide 25 by 5 in binary?




Just like decimal, but simpler

- find the next quotient digit it can be 0 or 1, so try 1
 multiply this digit by the dividend this one is easy
 subtract from the divisor one subtraction here
 if the remainder is positive,

 keep it and proceed to next iteration
- start again, one digit to the right

How do you divide 25 by 5 in binary?




Just like decimal, but simpler

- find the next quotient digit it can be 0 or 1, so try 1
 multiply this digit by the dividend this one is easy
 subtract from the divisor one subtraction here
 if the remainder is positive,

 keep it and proceed to next iteration

 if the remainder is negative,
- start again, one digit to the right

How do you divide 25 by 5 in binary?




Just like decimal, but simpler

- find the next quotient digit it can be 0 or 1, so try 1
 multiply this digit by the dividend this one is easy
- subtract from the divisor
- if the remainder is positive,
 - keep it and proceed to next iteration
- if the remainder is negative,
 - quotient digit should have been 0, undo the subtraction
- start again, one digit to the right

this one is easy one subtraction here

How do you divide 25 by 5 in binary?




Just like decimal, but simpler

- it can be 0 or 1, so try 1 • find the next quotient digit this one is easy
- multiply this digit by the dividend
- subtract from the divisor
- if the remainder is positive,
 - keep it and proceed to next iteration
- if the remainder is negative.
 - guotient digit should have been 0, undo the subtraction
- start again, one digit to the right

one subtraction here

How do you divide 25 by 5 in binary?



Just like decimal, but simpler

- find the next quotient digit it can be 0 or 1, so try 1
 multiply this digit by the dividend this one is easy
 subtract from the divisor one subtraction here
 if the remainder is positive,

 keep it and proceed to next iteration

 if the remainder is negative,

 quotient digit should have been 0, undo the subtraction
- start again, one digit to the right

Light iteration (one subtraction and one test), but **one bit of the quotient per iteration**: (more than) **53 cycles** for double-precision floating-point

Answer in 1993 is : YES (Oberman & Flynn, 1993)

Answer in 1993 is : YES (Oberman & Flynn, 1993)

... and this divider should be a fast one, because of Amdahl law:

Although division is not frequent, (...) a high latency divider can contribute an additional 0.50 CPI to a system executing SPECfp92

Answer in 1993 is : YES (Oberman & Flynn, 1993)

... and this divider should be a **fast** one, because of **Amdahl law**:

Although division is not frequent, (...) a high latency divider can contribute an additional 0.50 CPI to a system executing SPECfp92

Digit recurrence algorithms

Generalizations of the paper-and-pencil algorithm

- large radix: from 2^3 to 2^6
- fancy internal number systems to speedup
 - digit-by-number product
 - subtraction
 - finding the next quotient digit

Heavier iterations, giving one digit (2 to 5 bits) per iteration.

A lot of research, worth one full book (Ercegovac and Lang, 1994)

F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic



Answer in 2000 is : NO (Markstein)


Answer in 2000 is : **NO** (Markstein)

The Itanium: a brand new, expensive processor... without a divide instruction.

Instead of a hardware divider,

a second FMA (fused multiply and add) is more generally useful

... and can even be used to compute divisions:





Answer in 2022 is : YES again (Bruguera, Arith 2018)

Answer in 2022 is : YES again (Bruguera, Arith 2018)

- a double-precision divider in 11 cycles for ARM processors
- thanks to a totally wasteful implementation
 - hardware: 20 fast 58-bit adders, 12 58-bit muxes, tables, and more ...
 - speculation all over the place: compute many options in parallel, then discard them all except one
- in a processor that is supposed to go in your smartphone?!?

Answer in 2022 is : YES again (Bruguera, Arith 2018)

- a double-precision divider in 11 cycles for ARM processors
- thanks to a totally wasteful implementation
 - hardware: 20 fast 58-bit adders, 12 58-bit muxes, tables, and more ...
 - speculation all over the place: compute many options in parallel, then discard them all except one
- in a processor that is supposed to go in your smartphone?!?

We do this to reduce overal energy consumption!

There is this huge superscalar ARM core that consumes a lot,


we save energy if we can switch it off a few cycles earlier

A good example of dark silicon made useful

Dark silicon?

In current tech, you can no longer use 100% of the transistors 100% of the time without destroying your chip.

We just can't dissipate the heat, and it gets worse with Moore's Law. "Dark silicon" is the percentage that must be off at a given time



(picture from a 2013 HiPEAC keynote by Doug Burger)

One way out the dark silicon apocalypse (M.B. Taylor, 2012) Hardware implementations of rare (but useful) operations:

 when used, dramatically reduce the energy per operation (compared to a software implementation that would take many more cycles)

• when unused (i.e. most of the time), serve as radiator for the parts in use

Should a processor include elementary functions? (1)

Dura Amdahl lex, sed lex

SPICE Model-Evaluation, cut from Kapre and DeHon (FPL 2009)

Models	Instruction Distribution							
	Add	Mult.	Div.	Sqrt.	Exp.	Log		
bjt	22	30	17	0	2	0		
diode	7	5	4	0	1	2		
hbt	112	57	51	0	23	18		
jfet	13	31	2	0	2	0		
mos1	24	36	7	1	0	0		
vbic	36	43	18	1	10	4		

Current performance of exp or log is 10 to 100 cycles,

to compare with 1 to 5 cycles for add and mult.

Should a processor include elementary functions? (2)

Answer in 1976 is **YES** (Paul&Wilson)

Should a processor include elementary functions? (2)

Answer in 1976 is **YES** (Paul&Wilson)

 \ldots and the initial x87 floating-point coprocessor was designed with a basic set of elementary functions

- implemented in microcode
- with some hardware assistance,

in particular the 80-bit floating-point format.

Should a processor include elementary functions? (3)

Answer in 1991 is NO (Tang)

Should a processor include elementary functions? (3)

Answer in 1991 is NO (Tang)

Table-based algorithms

- Moore's Law means cheap memory
- Fast algorithms thanks to huge (tens of Kbytes!) tables of pre-computed values
- Software beats micro-code, which cannot afford such tables

Should a processor include elementary functions? (3)

Answer in 1991 is NO (Tang)

Table-based algorithms

- Moore's Law means cheap memory
- Fast algorithms thanks to huge (tens of Kbytes!) tables of pre-computed values
- Software beats micro-code, which cannot afford such tables

None of the RISC processors designed in this period

even considers elementary functions support

Should a processor include elementary functions? (4)

Answer in 2022 is... sometimes?

Answer in 2022 is... sometimes?

- A few low-precision hardware functions in NVidia GPUs (Oberman & Siu 2005)
- The SpiNNaker-2 chip includes hardware exp and log (Mikaitis et al. 2018)
- Intel AVX-512 includes all sort of fancy floating-point instructions to speed up elementary function evaluation (Anderson et al. 2018)

- ✓ Should a processor include a divider and square root?
- ✓ Should a processor include elementary functions (exp, log sine/cosine)?
- Should a processor include decimal hardware?
- Should a processor include an FFT operator?
- Should a processor include an AI accelerator?
- ...
- Should a processor include a divider by 3? A multiplier by log(2) ?

no, of course.

At this point of the talk...

... everybody is wondering when I start talking about FPGAs.

One nice thing with FPGAs

On FPGAs, there is a simpler answer to all these questions

- ✓ divider? square root?
- ✓ elementary functions?
- ✓ FFT operator?

Yes iff your application needs it Yes iff your application needs it Yes iff your application needs it

One nice thing with FPGAs

On FPGAs, there is a simpler answer to all these questions

- ✓ divider? square root?
- ✓ elementary functions?
- ✓ FFT operator?
- \checkmark multiplier by log(2)? By sin $\frac{17\pi}{256}$?

Yes iff your application needs it On FPGAs, there is a simpler answer to all these questions

- ✓ divider? square root?
- ✓ elementary functions?
- ✓ FFT operator?

Ο ...

 \checkmark multiplier by log(2)? By sin $\frac{17\pi}{256}$?

Yes iff your application needs it Yes iff your application needs it Yes iff your application needs it Yes iff your application needs it

In FPGAs, useful means: useful to one application.

F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

If your application is to simulate jfet,

Models	Instruction Distribution							
	Add	Mult.	Div.	Sqrt.	Exp.	Log		
bjt	22	30	17	0	2	0		
diode	7	5	4	0	1	2		
hbt	112	57	51	0	23	18		
jfet	13	31	2	0	2	0		
mos1	24	36	7	1	0	0		
vbic	36	43	18	1	10	4		

... you want to build a floating-point unit with 13 adds, 31 mults, 2 divs, 2 exps, and nothing more.

Conclusion so far

FPGA arithmetic \neq arithmetic for CPUs or GPGPUs

Application-specific arithmetic

All sorts of arithmetic operators that just **wouldn't make sense** in a processor can be useful in FPGAs.

This is what we are going to explore (and the object of the FloPoCo project).

Conclusion so far

FPGA arithmetic \neq arithmetic for CPUs or GPGPUs

Application-specific arithmetic

All sorts of arithmetic operators that just **wouldn't make sense** in a processor can be useful in FPGAs.

This is what we are going to explore (and the object of the FloPoCo project).

This is a **qualitative** question, but there is a related **quantitative** question:

Computing just right


In a processor, data is 8, 16, 32 or 64 bits (at best).

In an FPGA, data formats may be tightly fitted to the requirements of the application:


if you need 17 bits, compute only 17 bits

Computing just right?

This is the pathetic logo of the FloPoCo project:



(the proper term is probably *allogory*)



Did you really need single precision (8 decimal digits of accuracy) in Angry birds considering that the trajectory was input using your fat fingers?

Did you really need single precision (8 decimal digits of accuracy) in Angry birds considering that the trajectory was input using your fat fingers?

Plain common sense

- If the lower bits carry useless noise, you don't want to compute them...
- ... and you want even less to store them, transmit them, compute on them.

Did you really need single precision (8 decimal digits of accuracy) in Angry birds considering that the trajectory was input using your fat fingers?

Plain common sense

- If the lower bits carry useless noise, you don't want to compute them...
- ... and you want even less to store them, transmit them, compute on them.

Here we have more freedom when designing hardware

- In a circuit, we may choose, for each variable, how many bits are computed/stored/transmitted!
- Overwhelming freedom! Help!

 \longrightarrow the opportunities

Did you really need single precision (8 decimal digits of accuracy) in Angry birds considering that the trajectory was input using your fat fingers?

Plain common sense

- If the lower bits carry useless noise, you don't want to compute them...
- ... and you want even less to store them, transmit them, compute on them.

Here we have more freedom when designing hardware

- In a circuit, we may choose, for each variable, how many bits are computed/stored/transmitted!
- Overwhelming freedom! Help!

 \longrightarrow the opportunities

What they didn't tell you about FPGA architectures

Anti-introduction: the arithmetic you want in a processor


What they didn't tell you about FPGA architectures


Some opportunities of hardware computing just right

A few FPGA success stories

Conclusion


F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic






 to emulate an arbitrary logic function:
 a Look-Up Table (LUT) (arbitrary truth table)


F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic







- to emulate an arbitrary logic function:
 a Look-Up Table (LUT) (arbitrary truth table)
- one flip-flop

F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic





 By linking such cells we may emulate any finite-state machine hence any sequential circuit.







- By linking such cells we may emulate any finite-state machine hence any sequential circuit.
- How to link them?






- By linking such cells we may emulate any finite-state machine hence any sequential circuit.
- How to link them?
 - routing channels







- By linking such cells we may emulate any finite-state machine hence any sequential circuit.
- How to link them?
 - routing channels
 - switch boxes




How many wires do we need per routing channel for random access to distant cells? 1990:




How many wires do we need per routing channel for random access to distant cells? 1990:




How many wires do we need per routing channel for random access to distant cells? 1993:




How many wires do we need per routing channel for random access to distant cells? 1993:




How many wires do we need per routing channel for random access to distant cells? 1994:



1990:




1994:




F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

1996:




1999:



F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

"Customers buy logic, but they pay for routing" (M. Langhammer)

2001 (after which I quit counting):



... or, the fatality of traffic jams in an expanding city.

... or, the fatality of traffic jams in an expanding city.

• you plan a city, with roads sized to avoid traffic jams at the time

... or, the fatality of traffic jams in an expanding city.

- you plan a city, with roads sized to avoid traffic jams at the time
- then the city grows, and more people want to use the roads in the old center

... or, the fatality of traffic jams in an expanding city.

- you plan a city, with roads sized to avoid traffic jams at the time
- then the city grows, and more people want to use the roads in the old center
- so they get traffic-jammed.

 $\ldots\,$ or, the fatality of traffic jams in an expanding city.

- you plan a city, with roads sized to avoid traffic jams at the time
- then the city grows, and more people want to use the roads in the old center
- so they get traffic-jammed.

Two examples of this process at work:

- Los Angeles
 - since the 30s: one century of car-centered progress
 - ever-wider highways built in place of housing (see Roger Rabbit)
 - now: 2/3 of the area dedicated to cars (roads + parking lots)

Lyon

• in the 70s: planned destruction of a Renaissance area

to make space for a highway

- $\bullet\,$ conservatism, opposition to progress \longrightarrow project cancellation
- now: a car-free area, and UNESCO world heritage



 $\ldots\,$ or, the fatality of traffic jams in an expanding city.

- you plan a city, with roads sized to avoid traffic jams at the time
- then the city grows, and more people want to use the roads in the old center
- so they get traffic-jammed.

Two examples of this process at work:

- Los Angeles
 - since the 30s: one century of car-centered progress
 - ever-wider highways built in place of housing (see Roger Rabbit)
 - now: 2/3 of the area dedicated to cars (roads + parking lots)

Lyon

• in the 70s: planned destruction of a Renaissance area

to make space for a highway

- $\bullet\,$ conservatism, opposition to progress \longrightarrow project cancellation
- now: a car-free area, and UNESCO world heritage


The circuit variant of this curse is called Rent's law.

F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic



Rent's law

Yet another experimental law



In a circuit of diameter n (gates), the number of wires crossing a diameter is proportional to n^r with 1 < r < 2.

• more than proportional to n, the diameter,


• not quite proportional to the area n^2 of each half-circuit.

The value of r (Rent's exponent) depends of the class of circuit.

FPGAs are designed for worst-case circuits, hence r close to 2...

Rent's law

Yet another experimental law



In a circuit of diameter n (gates), the number of wires crossing a diameter is proportional to n^r with 1 < r < 2.

• more than proportional to n, the diameter,

• not quite proportional to the area n^2 of each half-circuit.

The value of r (Rent's exponent) depends of the class of circuit.

FPGAs are designed for worst-case circuits, hence r close to 2...

Our city planners should take crash courses in complexity theory.

Addressing Rent's law

In cities:	Transposed to FPGA:
Build highways of various widths	heterogeneous routing
Build busses, metro, tramway	increase compute granularity
Relocalize the economy	relocalize computations
And for you, the user:	
Use bicycles instead of SUVs	compute just right

Current FPGAs (with all these solutions)

(up to 3,000)

(up to 2,000)

- coarser cells, optimized for additions (up to 2,000,000 6-input LUT)
- small (24 bit) multipliers ("DSP blocks")
- ullet small (pprox 10 kBit) memories
- many independent clock networks & PLLs
- flexible input/outputs




DLLs _______

the Altera/Intel stratix IV FPGA


... and still, the price of routing


- A circuit that would fit in 1 mm² of ASIC silicon will only fit in a 50mm² FPGA...
- \bullet ... and the configured FPGA will run at 1/10 th the frequency of the ASIC
 - there are transistors on all the wires!



F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

A "slice" (Virtex7)







F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

A "slice" (Virtex7)


• See the LUT?






F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic


- A "slice" (Virtex7)
 - See the LUT?
 - ... the register?






F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

- A "slice" (Virtex7)
 - See the LUT?
 - ... the register?




- Granularity increasing
 - 6-input LUTs

(and counting)




- A "slice" (Virtex7)
 - See the LUT?
 - ... the register?




- Granularity increasing
 - 6-input LUTs
 - 4 LUT/slice



F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic




- A "slice" (Virtex7)
 - See the LUT?
 - ... the register?




- Granularity increasing
 - 6-input LUTs
 - 4 LUT/slice

- (and counting)
- (and counting)
- 2 slices/CLB (and counting)

F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic




- A "slice" (Virtex7)
 - See the LUT?
 - ... the register?




- Granularity increasing
 - 6-input LUTs
 - 4 LUT/slice

- (and counting)
- (and counting)
- 2 slices/CLB (and counting)
- Ratio reg/LUT still equal to 1




- A "slice" (Virtex7)
 - See the LUT?
 - ... the register?



- Granularity increasing
 - 6-input LUTs
 - 4 LUT/slice

- (and counting)
- (and counting)
- 2 slices/CLB (and counting)
- Ratio reg/LUT still equal to $1 \$

All this keeps routing local



- A "slice" (Virtex7)
 - See the LUT?
 - ... the register?




- Granularity increasing
 - 6-input LUTs
 - 4 LUT/slice

- (and counting)
- (and counting)
- 2 slices/CLB (and counting)
- Ratio reg/LUT still equal to $1 \$


All this keeps routing local

- Support of frequent operations
 - addition: carry logic

(skips the slow routing)



- A "slice" (Virtex7)
 - See the LUT?
 - ... the register?





- Granularity increasing
 - 6-input LUTs
 - 4 LUT/slice

- (and counting)
- (and counting)
- 2 slices/CLB (and counting)
- Ratio reg/LUT still equal to 1

All this keeps routing local


- Support of frequent operations
 - addition: carry logic
 - (skips the slow routing)
 - shift registers (SRL)
 - etc...






 You still see the LUTs (4 inputs/LUT)


F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic




- You still see the LUTs (4 inputs/LUT)
- and the registers



- You still see the LUTs (4 inputs/LUT)
- and the registers
- Granularity increasing
 - 4 LUT/ALM (adaptive logic module)




- You still see the LUTs (4 inputs/LUT)
- and the registers
- Granularity increasing
 - 4 LUT/ALM (adaptive logic module)
 - 10 ALM/LAB (logic array block)



- You still see the LUTs (4 inputs/LUT)
- and the registers
- Granularity increasing
 - 4 LUT/ALM (adaptive logic module)
 - 10 ALM/LAB (logic array block)


(and here you see the routing!)



- You still see the LUTs (4 inputs/LUT)
- and the registers
- Granularity increasing
 - 4 LUT/ALM (adaptive logic module)
 - 10 ALM/LAB (logic array block)

(and here you see the routing!)


• ratio LUT/reg still 1



- You still see the LUTs (4 inputs/LUT)
- and the registers
- Granularity increasing
 - 4 LUT/ALM (adaptive logic module)
 - 10 ALM/LAB (logic array block)

(and here you see the routing!)

- ratio LUT/reg still 1
- specific addition logic.




- You still see the LUTs (4 inputs/LUT)
- and the registers
- Granularity increasing
 - 4 LUT/ALM (adaptive logic module)
 - 10 ALM/LAB (logic array block)

(and here you see the routing!)

- ratio LUT/reg still 1
- specific addition logic.

Two teams solving the same problems with mutual patent avoidance


The Xilinx AMD configurable DSP block



A multiplier with pre-adders and post-adders (for complex mult, symmetric FIR filters, etc.) F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

The Altera Intel variable-precision DSP block

same comment (with 2 multipliers for complex arithmetic etc.)



Some opportunities of hardware computing just right

Anti-introduction: the arithmetic you want in a processor


What they didn't tell you about FPGA architectures

Some opportunities of hardware computing just right


A few FPGA success stories

Conclusion


F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic




Example:



Example:




F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic



Example:

Multipliers of all shapes and sizes



Example:

Multipliers of all shapes and sizes

In a double-precision exponential,

- $w_E = 11$, $w_F = 52$,
- first multiplier 14-bits in, 12 bits out
- second multiplier 12-bits in, 56 bits out ... and truncated left and right

Over-parameterization is cool

 $\ominus\,$ OK, there is a bit more work involved in designing a parametric operator

• To start with, it must be a hardware-generating program

Over-parameterization is cool

 \ominus OK, there is a bit more work involved in designing a parametric operator

- To start with, it must be a hardware-generating program
- $\oplus \$ Direct benefit to end-users: freedom of choice
 - People used to publish "An exponential architecture for single-precision", standard is now "A family of exponential architectures for each precision"
 - Application-specific optimal, future-proof, etc.

Over-parameterization is cool

 \ominus OK, there is a bit more work involved in designing a parametric operator

- To start with, it must be a hardware-generating program
- \oplus Direct benefit to end-users: freedom of choice
 - People used to publish "An exponential architecture for single-precision", standard is now "A family of exponential architectures for each precision"
 - Application-specific optimal, future-proof, etc.
- \oplus It actually simplifies design of composite operators (e.g. the exponential)
 - No need to take any dramatic decision in the design phase: You don't know how many bits on this wire make sense? Keep it open as a parameter.
 - Then estimate cost and accuracy as a function of the parameters
 - Then find the optimal values of the parameters,

e.g. using ILP or common sense (whichever gives the best results)

Opportunity #2: Operator specialization

Ha, that's something software people don't get!

- Multiplication by a constant
 - multiplication by integers: $17X = (X \ll 4) + X$
 - but also by reals such as log(2) or $\sin(42\pi/256)$
 - Two main techniques, tens of papers
 - An FFT mostly consists of constant multiplications

Opportunity #2: Operator specialization


Ha, that's something software people don't get!


- Multiplication by a constant
 - multiplication by integers: $17X = (X \ll 4) + X$
 - but also by reals such as log(2) or $sin(42\pi/256)$
 - Two main techniques, tens of papers
 - An FFT mostly consists of constant multiplications
- Division by 3 (for various values of 3)
 - in floating point for Jacobi and other stencils
 - integer (quotient and remainder) for addressing in 3 memory banks

Opportunity #2: Operator specialization

Ha, that's something software people don't get!

- Multiplication by a constant
 - multiplication by integers: $17X = (X \ll 4) + X$
 - but also by reals such as log(2) or $sin(42\pi/256)$
 - Two main techniques, tens of papers
 - An FFT mostly consists of constant multiplications
- Division by 3 (for various values of 3)
 - in floating point for Jacobi and other stencils
 - integer (quotient and remainder) for addressing in 3 memory banks
- A squarer is a multiplier specialization







Opportunity #2: Operator specialization

Ha, that's something software people don't get!

- Multiplication by a constant
 - multiplication by integers: $17X = (X \ll 4) + X$
 - but also by reals such as log(2) or $sin(42\pi/256)$
 - Two main techniques, tens of papers
 - An FFT mostly consists of constant multiplications
- Division by 3 (for various values of 3)
 - in floating point for Jacobi and other stencils
 - integer (quotient and remainder) for addressing in 3 memory banks
- A squarer is a multiplier specialization



• Specialization of elementary functions to specific domains



Ο ...

321

321


963


103041


Х


Maybe more people will understand division by 3 than exponential?


Dividing an **hexadecimal** number by 3






















OK, this looks like an architecture, but we still need to build this (smaller) DivBy3 box.



OK, this looks like an architecture, but we still need to build this (smaller) DivBy3 box. Being unable to trust my reasoning, I learnt by heart the results of all the possible divisions (adapted from E. lonesco)




OK, this looks like an architecture, but we still need to build this (smaller) DivBy3 box. Being unable to trust my reasoning, I learnt by heart the results of all the possible divisions (adapted from E. lonesco)

```
If you're too lazy to compute, then tabulate
... here a table of 2<sup>6</sup> entries of 6 bits each.
```

We did it for the fun of it, but it turns out to be useful for


- correctly rounded floating-point division by 3 and 9 (Jacobi, etc)
- round-robin addressing with 3 banks of memory (need quotient and remainder)

Θ ...



Generalizing hexadecimal to radix 2^k

- ... or, how over-parameterization allows for adaptation
 - to various values of 3, like D = 5, or 7, or 9



Generalizing hexadecimal to radix 2^k


... or, how over-parameterization allows for adaptation

- to various values of 3, like D = 5, or 7, or 9
- to a given FPGA


Perfect match to modern FPGAs

Unit of area: the LUT, with α input bits (here $\alpha = 6$)

Modern FPGAs also have




F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic




Modern FPGAs also have

• small multipliers with pre-adders and post-adders



Modern FPGAs also have

- small multipliers with pre-adders and post-adders
- ... and dual-ported small memories




Modern FPGAs also have

- small multipliers with pre-adders and post-adders
- ... and dual-ported small memories

Single-precision accurate exponential on Xilinx

- one block RAM (0.1% of the chip)
- one DSP block (0.1%)
- < 400 LUTs (0.1%, pprox one FP adder)

to compute one exponential per cycle at 500MHz (\sim one AVX512 core trashing on its 16 FP32 lanes)



Modern FPGAs also have


- small multipliers with pre-adders and post-adders
- ... and dual-ported small memories

Single-precision accurate exponential on Xilinx

- one block RAM (0.1% of the chip)
- one DSP block (0.1%)
- ullet < 400 LUTs (0.1%, pprox one FP adder)


to compute one exponential per cycle at 500MHz (\sim one AVX512 core trashing on its 16 FP32 lanes)

For one specific value only of the architectural parameter k! (over-parameterization is cool)



Being unable to trust my reasoning, I learnt by heart the results of all the possible multiplications (E. lonesco)


• ... and all the possible exponentials



Being unable to trust my reasoning, I learnt by heart the results of all the possible multiplications (E. lonesco)

- ... and all the possible exponentials
- ullet ... and all the possible values of e^Z-Z-1


F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic



Being unable to trust my reasoning, I learnt by heart the results of all the possible multiplications (E. lonesco)

- ... and all the possible exponentials
- ... and all the possible values of $e^Z Z 1$
- ... and indeed, all the possible multiplications


F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic



Being unable to trust my reasoning, I learnt by heart the results of all the possible multiplications (E. lonesco)

- ... and all the possible exponentials
- ... and all the possible values of $e^Z Z 1$
- ... and indeed, all the possible multiplications

F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic




Being unable to trust my reasoning, I learnt by heart the results of all the possible multiplications (E. lonesco)

- ... and all the possible exponentials
- ... and all the possible values of $e^Z Z 1$
- ... and indeed, all the possible multiplications


Reading a tabulated value is very efficient when the table is close to the consumer.

F. de Dinechin FPGAs computing Just Right: Application-specific arithmetic

Opportunity #5: Generic approximators (when tabulation won't scale)




Opportunity #6: merged arithmetic in bit heaps



Opportunity #6: merged arithmetic in bit heaps

One data-structure to rule them all...




The sum of weighted bits as a first-class arithmetic object

- A very wide class of operators: multi-valued polynomials, and more
- Captures the true bit-level parallelism, enables bit-level optimization opportunities

Opportunity #6: merged arithmetic in bit heaps

One data-structure to rule them all... and in the hardware to bind them




The sum of weighted bits as a first-class arithmetic object

- A very wide class of operators: multi-valued polynomials, and more
- Captures the true bit-level parallelism, enables bit-level optimization opportunities
- Bit-array compressor trees can be optimized for each target

... and optimally so for practical sizes, thanks to M. Kumm


When you have a good hammer, you see nails everywhere

A sine/cosine architecture (Iştoan, HEART 2013):




When you have a good hammer, you see nails everywhere

A sine/cosine architecture (Iștoan, HEART 2013): 5 bit heaps



Bit heaps for some operators and filters



Why are some people still insisting I should call these "bit arrays"?

A few FPGA success stories

Anti-introduction: the arithmetic you want in a processor

What they didn't tell you about FPGA architectures

Some opportunities of hardware computing just right

A few FPGA success stories

Conclusion

Summary so far

How not to do scientific computing on FPGAs

• In 2007, an Intel team proudly demonstrates

their 1994 flagship processor in a single FPGA

- and it runs at 25MHz (1/3rd of the 1994 frequency).
- It boots to Linux (terminal only) in 10mn

It will probably not accelerate your scientific code.

Summary so far

How not to do scientific computing on FPGAs

• In 2007, an Intel team proudly demonstrates

their 1994 flagship processor in a single FPGA

- and it runs at 25MHz (1/3rd of the 1994 frequency).
- It boots to Linux (terminal only) in 10mn

It will probably not accelerate your scientific code.

... jokes aside, this is a really nice paper.

Shih-Lien L. Lu, Peter Yiannacouras, Taeweon Suh, Rolf Kassa, Michael Konow.
 An FPGA-Based Pentium[®] in a Complete Desktop System
 In ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2007.


• A snapshot from Xilinx' HPC page (when it was still Xilinx):




©Xilinx

- You find the same keywords on Intel FPGA's pages
- and on Maxeler Technologies' (a company providing computation acceleration service)
- among others ...

Monte Carlo simulation





- uniform random bits are cheap as chips on FPGAs
 - LFSRs are a CPU thing
 - generalize them to several parallel shift registers
 - several random bits in parallel from a single state
 - high-quality randomness if you get the math right

David B. Thomas and Wayne Luk.

FPGA-Optimised High-Quality Uniform Random Number Generators In ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2008.

- FPGAs also much better at non-uniform (Gaussian etc) than CPUs or GPUs
 - David B. Thomas, Lee Howes, and Wayne Luk.

A Comparison of CPUs, GPUs, FPGAs, and Massively Parallel Processor Arrays for Random Number Generation


In ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2009.

All this was developped for antiscientific computing (high-speed trading), but still...

Mario Garrido, Konrad Möller, and Martin Kumm. World's Fastest FFT Architectures: Breaking the Barrier of 100 GS/s. IEEE Transactions on Circuits and Systems I, 66(4):1507–1516, 2019.

- Fully unrolled FFT (up to 256 points)
 - i.e. inputting 256 complex values per cycle, at 500 MHz
 - well above 10 TOp/s if you count all additions and multiplications
- 16-bit in/out, wider datapath inside
- Look, Ma: no multiplier !
 - each multiplier expanded as an adder graph (and optimally so)
 - ... leaving the 1800 DSP blocks free for other things.
 - about 1/5th of LUT + registers of the target device (Virtex UltraScale 190)

As previously, a good start is not to imitate the processor solution.



Artificial intelligence and machine learning


So many papers these days, here is one extreme:

Adrien Prost-Boucle, Alban Bourge, and Frédéric Pétrot. High-efficiency convolutional ternary neural networks with custom adder trees and weight compression.


ACM Transactions on Reconfigurable Technologies and Systems, 11(3), dec 2018.

- \bullet Ternary logic: weight and activations $\in \{-1,0,1\}$
- Specific network retraining
- (and a few more layers to reach comparable accuracy)
- All the weights fit in the FPGA RAM blocks
- Embedded HPC on small FPGAs


Maxime Christ, Florent de Dinechin, and Frédéric Pétrot. Low-precision logarithmic arithmetic for neural network accelerators *Application-Specific Arrays and Processors, 2022.*




- Logarithmic data on 4 to 6 bits
- \bullet Tabulated b^{-x} and activation+log
- Every bit counts:



Maxime Christ, Florent de Dinechin, and Frédéric Pétrot. Low-precision logarithmic arithmetic for neural network accelerators *Application-Specific Arrays and Processors, 2022.*



- Logarithmic data on 4 to 6 bits
- \bullet Tabulated b^{-x} and activation+log
- Every bit counts:



Conclusion

Anti-introduction: the arithmetic you want in a processor

What they didn't tell you about FPGA architectures

Some opportunities of hardware computing just right

A few FPGA success stories

Conclusion

A quote from the random generation paper (comparing CPU, GPU and FPGA): The surprising result is that each platform requires a different approach to random number generation A quote from the random generation paper (comparing CPU, GPU and FPGA): The surprising result is that each platform requires a different approach to random number generation

I hope you appreciate now that it is not surprising.

A quote from the random generation paper (comparing CPU, GPU and FPGA): $\forall X$ The surprising result is that each platform requires a different approach to X

I hope you appreciate now that it is not surprising.

... and I invite you to suspect that this is true also for whatever you want to compute