

Contribution ID : 136

Type : **not specified**

VHDL for Synthesis

Monday, 28 October 2024 11:00 (0:45)

Content

Summary

Presenter(s) : CRISTIAN SISTERNA (Universidad Nacional de San Juan, Argentina)

Session Classification : not yet classified