

Workshop on **Fully Programmable** Systems-on-Chip for
Scientific Applications

VHDL For Synthesis

 $\binom{1}{1964-2024}$

Cristian Sisterna Sisterna Sisterna Sentor Associate, ICTP-MLAB CTP

Universidad Nacional San Juan- Argentina

Introduction

Hardware Description Language

➢High level of abstraction

```
if(reset='1') then
      count \leq 0;
elsif(rising edge(clk)) then
      count \leq count+1;
end if;
```
➢Easy to debug

➢Parameterized designs

 \triangleright Re-uso

➢IP Cores (free) available

HDL Synthesis Sub-Set

4

HDL Synthesis Sub-Set

✓ VHDL is used to **DESCRIBE** the **behavior** and/or structure of a Digital System

✓ Be careful ! -> you are *describing Hardware*

Concurrent Code -> Executed in Paralell

✓With HDL it is possible to describe from a simple combinational circuit to a whole i7 processor

VHDL Describing Digital System

❖ The operations in real systems are executed *concurrently*.

- ❖ The VHDL language describes real systems as a set of components (statements) that operate *concurrently*.
	- ❖Each of these components is described with concurrent statements.

❖ The complexity of each component may vary from a simple logic gate to a processor

Synthesis versus Simulation

Extremely important to understand that VHLD is both, a *Synthesis* language and a *Simulation* language.

- ⚫ Small subset of the language is '*synthesizable*', *meaning that it can be translated into logic gates, flip-flops, and other 'hardware' components*
	- ⚫ Every line of VHDL code must have a direct translation into hardware.
- ⚫ Another subset of the language include many features for '*simulation*' or '*verification*', features that have NO meaning in hardware

VHDL 'Description' Examples

$$
if (self='1') then\nZ \leq y;\\ else\nZ \leq x;\\ end if;
$$

z <= y **when** sel='1' **else** x;

Libraries and packages provides the incorporation of external functions, data types and components to the component to be described

Defines the I/O ports as well as the name of the component. Some times a constant(s) is defined (generic) to write parameterized VHDL code

It's where the hardware **behavior** and/or **structure** is described. It can have from 1 to thousands lines of code… ALL CONCURRENTs !

VHDL Code – Is it really Works?

VHDL – Simulation / Verification

VHDL - FPGA Design Flow

17

VHDL – FPGA: Synthesis + P&R

VHDL Simple Example

Simple Example – VHDL

Design a BCD up-down counter. The count should be displayed in a 7-segment display.

The system has a high frequency clock and system reset as inputs.

Libraries & Packages

library ieee; use ieee.std_logic_1164.all;

Must be present to use *std_logic* type. That is, for ALL synthesisable designs.

arithmetic functions for *signed* and *unsigned* types. Note: do not do arithmetic operations with std logic/std logic vector

IEEE standard.

Signal/Port Declarations in the Entity

Architecture (top)

Counter entity/arch. -- architecture architecture behavioral of cont 4bits is high freq clock -- signal declarations dspl1_anodo sys_reset signal i_count: unsigned(3 downto 0); counter **counter** seven segm dsply up_down -- Architecture Body begin -- Entity Declaration -- 4 bits counter entity cont_4bits is cnt_pr: process(sys_clock, reset) port (begin if(reset = $'1'$) then -- Clocks, resets, Config & Miscellaneous Ports i count \leq (others => '0'); elsif rising_edge(sys_clock) then low_freq_clock_en: in std_logic; $if (low_freq_clock_en = '1') then$ sys_clock : in std_logic; if(up down = $'1'$) then reset : in std_logic; i count $\le i$ count + 1; else -- Control Ports | i count \leq i count - 1; end if: up down : in std logic; $end if;$ $end if;$ -- Counter Output Ports end process cnt_pr; count : out std_logic_vector (3 downto 0) count <= std_logic_vector(i_count); \rightarrow end cont_4bits; end behavioral;

Understanding Concurrency

architecture example of entity ex is

-- architecture declarative part

begin

-- architecture descriptive part

signal assignment concurrent statement; signal assignment concurrent statement; process concurrent statement;

begin

signal assignment sequential statement; signal assignment sequential statement; end process; signal assignment concurrent statement; process concurrent statement; begin signal assignment sequential statement; signal assignment sequential statement; end process; end example;

Architecture (top)

VHDL Data Types

Signal Assignment – strongly typed

VHDL Object

An **object** holds a value of some specified *type* and can be one of the three *classes*: *signal, variable, constant*

std_logic Type

Type Conversion - Casting

VHDL does allow restricted type of *CASTING*, that is converting values between related types

```
datatype <= type(data_object);
```

```
signal max_rem: unsigned (7 downto 0); 
signal more_t: std_logic_vector( 7 downto 0); 
max rem \leq more t;
max rem \leq unsigned(more t);
```
unsigned and *std_logic_vector* are both vectors of the same element type, therefore it's possible a direct conversion by *casting.* When there is not type relationship a conversion *function* is used.

Type Conversion - Functions

VHDL does have some built-in functions to convert some different data types (not all the types allow conversions)

datatype <= to_type(data_object);

Type Conversion – Cast / Function

VHDL Operators

VHDL Attributes

- It's way of **extracting** information from a type, from the values of a type or it might define new implicit signals from explicitly declared signals
- It's also a way to allow to **assign additional** information to objects in your design description (such as data related to synthesis)

Array Attributes

Array attributes are used to obtain information on the size, range and indexing of an array

It's good practice to use attributes to refer to the size or range of an array. So, if the size of the array is change, the VHDL statement using attributes will automatically adjust to the change

Array Attributes

Use of the attributes *range* and *reverse_range*

User-defined/Synthesis Attributes

VHDL provides designers/vendors with a way of adding additional information to the system to be synthesized

- Synthesis tools use this features to add timing, placement, pin assignment, hints for resource locations, type of encoding for state machines and several others physical design information
- The bad side of synthesis attributes is that the VHDL code becomes synthesis tools/FPGA dependant, NO TRANSPORTABLE ….

User-defined/Synthesis Attributes

Syntax

attribute attr_name: **type**;

attribute attr_name **of** data_object: **ObjectType is** AttributeValue;

Example

```
attribute syn_preserve: boolean;
```
attribute syn_preserve **of** ff_data: **signal is true**;

type my_fsm_state **is** (reset, load, count, hold);

attribute syn_encoding: **string**;

attribute syn_encoding **of** my_fsm_state: **type is** "gray";

User-defined/Synthesis Attributes

Example:

```
type ram_type is array (63 downto 0) of
                         std_logic_vector (15 downto 0);
signal ram: ram_type;
attribute syn_ramstyle: string;
attribute syn_ramstyle of ram: signal is "block_ram";
```
VHDL Statements

Selective Signal Assignment Statement

Syntax

with <selection_signal> **select** target signal <= <expression> when <value1 ss>, <expression> **when** <value2_ss>, ... <expression> **when** <last_value_ss>, <expression> **when others**;

A selective signal assignment describes logic based on mutually exclusive combinations of values of the selection signal

Selective Signal Assignment Statement

Example: Truth Table

Selective Signal Assignment Statement

Conditional Signal Assignment

Syntax

```
target signal \leq\leqexpression> when <boolean condition> else
  <expression> when <boolean condition> else
  ....
  <expression> when <boolean condition>[else
     <expression>];
```
A conditional signal assignment describes logic based on unrelated *boolean_condition*s, the *first condition that is true* the value of expression is assigned to the *target_signal*

Conditional Signal Assignment

Main usage

dbus <= data **when** enable = '1' **else** 'Z';

dbus <= data **when** enable = '1' **else** (**others**=>'Z');

Conditional Signal Assignment

Example

process **Statement**

A process is a concurrent statement, but it is the primary mode of introducing **sequential statements**

❖A process, with all the sequential statements, is a *simple concurrent statement*.

❖From the traditional programming view, it is an *infinite loop*

❖Multiple processes can be executed in parallel

Process Statement

A process has two states: *execution* and *wait*

Process Statement

- ❖ Processes are composed of sequential statements, but process declarations are concurrent statements.
- ❖ The main features of a process are the following:
	- ❖ It is executed in parallel with other processes;
	- ❖ It defines a region of the architecture where statements are executed sequentially
	- ❖ It must contain an explicit sensitivity list or a wait statement
	- ❖ It allows functional descriptions, similar to the programming languages;

Process Statement

Parts of the process statement

sensitivity_list

◦ List of all the signals that are able *to trigger the process*

- Simulation tools monitor events on these signals
- ◦Any event on any signal in the sensitivity list will cause to execute the process at least once

declarations

- Declarative part. Types, functions, procedures and variables can be declared in this part
- Each declaration is local to the process

sequential_statements

All the sequential statements that will be executed each time that the process is activated

Signal Behaviour in a process

While a process is running ALL the SIGNALS in the system **remain unchanged** -> Signals are in effect **CONSTANTS** during process execution, EVEN after a signal assignment, the signal will NOT take a new value

> SIGNALS **are updated at the end of a process**

Signals are a mean of communication between processes -> VHDL can be seen as a network of processes intercommunicating via signals

Variable Behavior in a process

While a process is running ALL the Variables

in the system are updates **IMMEDIATELY** by a

variable assignment statement

Combinational Process

- \triangleright In a combinational process all the input signals must be contained in the sensitivity list
- If a signal is omitted from the sensitivity list, the VHDL simulation and the synthesized hardware will behave differently
- All the output signals from the process must be assigned a value each time the process is executed. If this condition is not satisfied, the signal will retain its value (latch !)

Combinational Process

```
a process: process (a in, b in)
begin
 c out \leq not(a in and b in);
 d out \leq not b in;
end process a_process;
```

```
. . . .
architecture rtl of com_ex is
begin
 ex_c: process (a,b)
begin
  z \leq a and b;
end process ex_c;
end rtl;
```
if-elsif-end if **Statement**

Syntax

```
if <boolean expression> then
     <sequential_statement(s)>
[elsif <boolean expression> then
     <sequential_statement(s)>]
 . . . 
[else
     <sequential_statement(s)>]
end if;
```
if **Statement – 3 to 8 Decoder**

 $a(2:0)$?? $b(7:0)$

```
entity if_decoder_example is
  port(
  a: in std_logic_vector(2 downto 0);
  z: out std_logic_vector(7 downto 0);
end entity; 
architecture rtl of if_decoder_example is
begin
if_dec_ex: process (a)
begin
 if (a = "000") then
   end if;
end process if_dec_ex;
end rtl;
```
if **Statement**

Most common mistakes for describing combinatorial logic

```
entity example3 is
    port ( a, b, c: in std_logic;
              z, y: out std_logic);
end example3;
architecture beh of example3 is
begin
process (a, b)
  begin
    if c='1' then
         z \leq a;
    else
         y \leq b;
    end if;
 end process;
end beh;
```
case **Statement**

```
[case label:]case <selector_expression> is
   when \langlechoice 1> =>
       <sequential_statements> -- branch #1
   when \langlechoice 2 \rangle =>
       <sequential_statements> -- branch #2
 . . .
    [when <choice_n to/downto choice_m > =>
       <sequential_statements>] -- branch #n
      ....
   [when <choice x | choice y | . . .> =>
       <sequential_statements>] -- branch #...
    [when others =>
       <sequential_statements>]-- last branch 
end case [case_label];
```
case **Statement**

```
entity mux4 is
 port ( sel : in std ulogic vector(1 downto 0);
          d0, d1, d2, d3 : in std_ulogic;
         z : out std ulogic );
end entity mux4;
architecture demo of mux4 is
begin
out_select : process (sel, d0, d1, d2, d3) is
begin
  case sel is
        when "00" => 
                 z \leq d0;
        when ^{\mathsf{w}}01'' = >z \le d1:
        when "10" = >z \leq d2;
         when others => 
                z \leq d3;
     end case;
 end process out select;
end architecture demo;
```
case **Statement with** *if* **Statement**

```
mux_mem_bus :process
   (cont_out,I_P0,I_P1,I_A0,I_A1,Q_P0,Q_P1,Q_A0,Q_A1)
begin 
 mux out \leq I P0;
 case (cont_out) is 
  when "00" => 
      if(iq \text{ bus} = '0') then
         mux_out <= I_P0;--I_A0; 
       else 
        mux out \leq Q P0; -\sim Q A0;
       end if; 
  when "01" => 
      if(iq \text{ bus} = '0') then
        mux out \leq I A0;--I P0;
       else 
        mux out \leq Q AO; -Q PO;
            end if;
```


for loop-end loop **Statement**

[loop_label]: **for** <identifier> **in** discrete_range **loop** <sequential_statements> **end loop** [loop_label];

<identifier>

- The identifier is called loop parameter, and for each iteration of the loop, it takes on successive values of the discrete range, starting from the left element
- It is not necessary to declare the identifier
- By default the type is integer
- Only exists when the loop is executing

for-loop **Statement**

for-loop **Statement**

```
library ieee; 
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity count_??? is
        \overline{\text{port}}(\overline{\text{vec}}: \text{ in } \text{ std logic vector}(15 \text{ down to } 0);count: out std_logic_vector(3 downto 0))
end count ones;
architecture behavior of count_???? is
begin
 cnt ones proc: process (vec)
   variable result: unsigned(3 downto 0); 
 begin
      result:= (others =>'0');
      for i in vec'range loop
        if vec(i) = '1' then
           result := result + 1;
        end if; 
      end loop; 
   count <= std logic vector(result);
 end process cnt_ones_proc;
end behavior;
```
The Role of Componentes in VHDL

Hierarchy in VHDL

↓ Divide & Conquer

↓ Each subcomponent can be designed and completely tested

L Create library of components (technology independent if possible)

Third-party available components

Component Instantiation

Component instantiation is a concurrent statement that is used to connect a component I/Os to the internal signals or to the I/Os of the higher lever component

component_label: **entity** work.component_name

[**generic map** (generic_assocation_list)]

port map (port association list);

- [□] component label it labels the instance by giving a name to the instanced
- [□] generic assocation list assign new values to the default generic values (given in the entity declaration)
- □ port association list associate the signals in the top entity/architecture with the ports of the component. There are two ways of specifying the port map:
	- *Positional Association / Name Association*

Association By Name

In named association, an association list is of the form

Component Instantiation Example

```
library ieee;
use ieee.std_logic_1164.all;
entity glue_logic is
   port (A, CK, MR, DIN: in std_logic; 
        RDY, CTRLA : out std_logic); 
end glue logic ;
architecture STRUCT of glue_logic is 
signal S1, S2: std_logic; 
begin
 D1: entity work.DFF port map (D=>A, CLOCK=>CK, Q=>S1, QBAR=>S2);
 A1: entity work.AND2 port map (X=>S2, Y=>DIN, Z=>CTRLA); 
 N1: entity work.NOR2 port map 
         (a = > S1,b =>MR.
                                    MR \cdota
          c =>RD1);
                                                              nor2
c
                                                                          RDY
                                                    q
end STRUCT;
                                                            b
                                    \mathsf{A}.
                                              d
                                                 dff
                                                   qbar
                                                 clock
                                    CK.
                                                            x
70
                                                              and2
z
                                                                         CTRLA
                                    DIN
                                                             y
  VHDL for Synthesis - C. Sisterna
                                                                                70
```
VHLD for Sequential Logic Design

D Flip-Flop – VHDL

D-ff with asynchronous reset

entity ff_example **is port(** d, clk, rst_n: **in std_logic;** q: **out std_logic**); **end entity; architecture** rtl **of** ff_example **is begin** ff_d_rst: **process** (clk, rst_n) **begin end process** ff_d_rst; **end** rtl;

D-ff with synchronous reset

entity ff_d_srst **is port(** d, clk, rst: **in** std_logic**;** q: **out** std_logic); **end entity; architecture** rtl **of** ff_d_srst **is begin** ff_d_srst: **process** (clk) **begin if** (**rising_edge** (clk)) **then**

end process ff_d_srst; **end** rtl;

end if;

D-ff with async. reset and enable

Registers

What is the implementation result??

```
library ieee;
use ieee.std_logic_1164.all;
entity shift_pi_po_x8 is
  port(
        clk, clr : in std_logic; 
        serial in : in std logic;
        data_out : out std_logic_vector(7 downto 0);
end shift pi po x8;
architecture behav of shift_si_so_x4 is
 signal data_out_temp: std_logic_vector(3 downto 0); 
begin
shift proc: process(clk, clr)
begin
    if (clr = '0') then
       data out temp \leq others(=>'0');
    elsif (rising_edge(clk)) then
       data_out_temp <= serial_in & data_out_temp(3 downto 1);
    end if;
end process shift_proc;
data out \leq data out temp;
end behave;
```
Shift Register : 74x194

Counter

Up/Down Counter

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all; 
entity counter_ud is
   generic(cnt_w: natural:= 4) 
  port (
         -- clock & reset inputs
         clk : in std_logic; 
         rst : in std_logic;
         -- control input signals
         up_dw : in std_logic; 
         -- ouptuts
         count : out std logic vector (c
0) ) :
end counter ud;
                                          architecture rtl of counter_ud is 
                                          -- signal declarations
                                          signal count_i: unsigned(cnt_w-1 downto 0); 
                                          begin 
                                           count_proc: process(clk, rst) 
                                           begin 
                                             if(rst='0') then 
                                              count i \leq (others => '0');
                                             elsif(rising_edge(clk)) then 
                                              if(up dw = '1') then -- up
                                                 count i \le count i + 1;
                                               else -- down
                                                 count i \le count i - 1;
                                               end if; 
                                              end if; 
                                           end process count_proc;
                                           count <= std logic vector(count i);
                                          end architecture rtl;
```
Up/Down Counter - Integers

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all; 
entity counter_ud_i is
   generic(cnt_w: natural:= 4) 
  port (
         -- clock & reset inputs
         clk : in std_logic; 
         rst_n : in std_logic;
         -- ouptuts
         count : out std logic
0));
end counter ud i;
```

```
architecture rtl of counter_ud_i is 
begin 
 count_proc: process(clk, rst)
     variable count_i: integer range 0 to 255;
begin 
  if(rst n = '0') then
     count i := 0; elsif(rising_edge(clk)) then 
    if(count i = 255) then
        count i := 0; else 
        count i := count i + 1;
     end if; 
    end if; 
 end process count_proc;
count \leq std_logic_vector(to_unsigned(count_i,8));<br>end architecture rtl:
```
Asynchronous Inputs

Synchronizer

Synchronizer


```
library ieee;
use ieee.std logic 1164.all;
entity synchronizer is
   port(
       clk : in std_logic; 
       asyncin : in std<sup>-</sup>logic;<br>syncin : out std<sup>-</sup>logic)
                 syncin : out std_logic);
end synchronizer;
architecture behave of synchronizer is
 signal sync temp: std logic;
begin 
sync proc: process (clk)
begin
     if (rising_edge(clk)) then 
         sync temp \leq asyncin;
         syncin \leq sync temp;
     end if;
 end process;
end behave;
```
FINITE STATE MACHINES (FSM) DESCRIPTION IN VHDL

State Machine General Scheme 1

State Machine General Scheme 2

FSM VHDL General Design Flow

FSM Enumerated Type Declaration

Declare an enumerated data type with *values (names) that symbolize the states of the state machine* Symbolic State

Declare the signals for the next state and current state of the state machine as signal of the enumerated data type already defined for the state machine

FSM Encoding Techniques

State Assignment

 During synthesis each *symbolic state name* has to be mapped to a *unique binary representation*

type FSM States is (IDLE, START, STOP 1BIT, PARITY, SHIFT); signal current_state, next_state: FSM_States;

 A good state assignment can *reduce* the circuit *size* and *increase* the *clock rate* (by reducing propagation delays)

 \Box The hardware needed for the implementation of the next state logic and the output logic is *directly related* to the state assignment selected

FSM Encoding Schemes

An FSM with *n* symbolic states requires at least [log₂ *n*] bits to encode all the possible symbolic values

Commonly used state assignment schemes:

- **Binary**: assign states according to a binary sequence
- □ Gray: use the Gray code sequence for assigning states
- **One-hot**: assigns one 'hot' bit for each state
- **Almost one-hot**: similar to one-hot but add the all zeros code (initial state)

FSM Encoding Schemes

Encoding Schemes in VHDL

 H_Q is the map process done ? During *synthesis* each *symbolic state name* has to be mapped to a *unique binary representation*

syn_encoding **– Quartus & Synplify**

- *syn_encoding* is the synthesis *user-attribute* of Quartus (Synplify) that specifies encoding for the states modeled by an enumeration type
- To use the *syn_encoding* attribute, it must first be declared as *string* type. Then, assign a value to it, referencing the current state signal.

```
-- declare the (state-machine) enumerated type
type my_fms_states is (IDLE,START,STOP_1BIT,PARITY,SHIFT);
-- declare signals as my fsm states type
signal nxt state, current state: my fsm states;
-- set the style encoding
attribute syn_encoding: string;
attribute syn_encoding of my_fms_states : type is "one-hot";
```
Results for Different Encoding Schemes

Simple, 5 states, state machine

Results for Different Encoding Schemes

19 states, state machine

State Machine VHDL Coding - Example

FSM VHDL Coding

Clk Rst edge det

in 2det

State Machine VHDL Coding (complete)

FSM Simulation

Wave \bullet

Deadline and co ARTICLE AT ALCOHOL $1.1 - 1.1$

VHDL for Synthesis - C.

esis - C.
Sisterna III - ICTP- MLAB **100**
Sisterna III - ICTP- MLAB **100**

Another Ex.: Memory Controller FSM

Let's try to obtain an state diagram of a hypothetical memory controller FSM that has the following specifications:

The controller is between a processor and a memory chip, interpreting commands from the processor and then generating a control sequence accordingly. The commands, *mem*, *rw* and *burst*, from the processor constitute *the input signals* of the FSM. The *mem* signal is asserted to high when a memory access is required. The *rdwr* signal indicates the type of memory access, and its value can be either '1' or '0', for memory read and memory write respectively. The *burst* signal is for a special mode of a memory read operation. If it is asserted, four consecutive read operations will be performed. The memory chip has two control signals, *oe* (for output enable) and *we* (for write enable), which need to be asserted during the memory read and memory write respectively. The two output signals of the FSM, *oe* and *we*, are connected to the memory chip's control signals. For comparison purpose, let also add an artificial Mealy output signal, *we_mealy* , to the state diagram. Initially, the FSM is in the *idle* state, waiting for the mem command from the processor. Once *mem* is asserted, the FSM examines the value of *rdwr* and moves to either the *read1* or the **write** state. The input conditions can be formalized to logic expressions, as shown below:

• **mem'**: represents that *n*o memory operation is required (mem='0')

- *mem.rdwr*: represents that a memory *read* operation is required (mem=rdwr='1').
- **mem.rdwr'**: represents that a memory write operation is required (mem='1'; rdwr='0')

Based on an example from the "RTL Hardware Design Using VHDL" book, By Pong Chu

Memory Controller FSM

Memory Controller FSM


```
library ieee ;
use ieee.std_logic_1164.all;
entity mem_ctrl is
port (
      clk, reset : in std logic;
      mem, rdwr, burst: in std_logic;
      oe, we, we_mealy: out std_logic
       );
end mem_ctrl ;
architecture mult_seg_arch of mem_ctrl is
type fsm_states_type is
        (idle, read1, read2, read3, read4, write);
 signal crrnt state, next state: fsm states type;
begin
```

```
−− current state process
cs_pr: process (clk, reset)
begin
 if(reset = '1') then
     crrnt state \leq idle ;
 elsif(rising_edge(clk))then
     crrnt state <= next state;
 end if;
end process cs_pr;
```
\Box Next state process (1)

```
−− next−state logic
nxp:process(crrnt_state,mem,rdwr,burst)
begin
 case crrnt_state is
    when idle =>
      if mem = '1 ' then
        if rdwr = '1' then
          next state \leq read1;
         else
         next state \leq write;
        end if;
      else
        next state \leq idle;
      end if;
   when write \Rightarrownext state \leq idle;
```


□ Moore outputs process

−− Moore output logic moore_pr: **process** (crrnt_state) **begin**

 we <= '0'; *−− default value* oe <= '0'; *−− default value* **case** crrnt_state **is when** $idle \Rightarrow null$: **when** w rite \Rightarrow we <= '1'**; when** $read1$ \Rightarrow oe <= '1'**; when** $read2 \Rightarrow$ oe <= '1'**; when** $read3 \Rightarrow$ oe <= '1'**; when** $read4$ \Rightarrow oe <= '1'**;** when others => null; **end case ; end process** moore_pr**;**
Memory Controller FSM – VHDL Code

Memory Controller FSM - VHDL Code

