





Workshop on Fully Programmable Systems-on-Chip for Scientific Applications

High-level Synthesis



University of Castilla-La Mancha fernando.rincon@uclm.es









Smr3983 – Qatar (Oct. 2024)

Bangladesh

حاممة قطر OATAR UNIVERSITY

Contents

- What is High-level Synthesis?
- Why HLS?
- How Does it Work?
- HLS Coding
- An example: Matrix Multiplication
 - Design analysis
- Validation Flow
- RTL Export
- IP Integration
- Software Drivers
- HLS Libraries

- Let's design a FIR filter
- First decisions:
 - Define the interface
 - types for x, y and h
 - h provided through a ROM, a register file?
 - Define the architecture:
 - Finite state machine
 - Number of states
 - Datapath
 - Type of multipliers and adders (latencies may affect number of states)
 - Bit-size of the resources
- Then write RTL code (Verilog or VHDL)
- And also a RTL testbench







High-level Synthesis

What is High-level Synthesis?

Compilation of behavioral algorithms into RTL descriptions







Video Design Example				
Input	C Simulation Time	RTL Simulation Time	Improvement	
10 frames 1280x720	10s	~2 days (ModelSim)	~12000x	

High-level Synthesis

- Need for productivity boosting at design level
 - Fast Design Space Exploration
 - Reduce Time-to-market
 - Trend to use FPGAs as Hw accelerators
- Electronic System Level Design is based in
 - Hw/Sw Co-design
 - SystemC / SystemVerilog / C++
 - Transaction-Level Modelling
 - One common C-based description of the system
 - Iterative refinement
 - Integration of models at a very different level of abstraction
 - But need an efficient way to get to the silicon (HLS)
- Rising the level of abstraction enables Sw programmers to have access to silicon

HLS Benefits

Design Space Exploration

- Early estimation of main design variables: latency, performance, consumption
 - Would imply endless recoding in VHDL or Verilog
- Can be targeted to different technologies
- Verification
 - Reuse of C-based testbenches
 - Can be complemented with formal verification

Reuse

- Higher abstraction provides better reuse opportunities
- Cores can be exported to different bus technologies
- Vitis HLS provides a number of HLS libraries:
 - Vision, finances, hpc, ...

Design Space Exploration



High-level Synthesis

How Does it Work? - Scheduling & Binding

- Scheduling and Binding are at the heart of HLS
- Scheduling determines in which clock cycle an operation will occur
 - Takes into account the control, dataflow and user directives
 - The allocation of resources can be constrained
- Binding determines which library cell is used for each operation
 - Takes into account component delays, user directives, ...



How Does it Work? - Scheduling

• Operations are mapped into clock cycles, depending on timing, resources, user directives, ... Internal representation to expose parallelism



When a faster technology or slower clock ...



How Does it Work? - Allocation & Binding

Operations are assigned to available functional units in the library





How Does it Work? - Control Extraction



How does it work? - Datapath Extraction



Vitis HLS

• High-level Synthesis Suite from Xilinx





High-level Synthesis

Source Code: Language Support

- Vivado HLS supports C, C++, SystemC and OpenCL API C kernel
 - Provided it is statically defined at compile time
 - Default extensions: .c for C / .cpp for C++ & SystemC
- Modeling with bit-accuracy
 - Supports arbitrary precision types for all input languages
 - Allowing the exact bit-widths to be modeled and synthesized
- Floating point support
 - Support for the use of float and double in the code
- Support for OpenCV functions
 - Enable migration of OpenCV designs into Xilinx FPGA
 - Libraries target real-time full HD video processing

Source Code: Key Attributes

Only one top-level function is allowed



Functions: Represent the design hierarchy

- **Top Level IO :** Top-level arguments determine Interface ports
- Types: Type influences area and performance
- **Loops:** Their scheduling has major impact on area and performance
- Arrays: Mapped into memory. May become main performance bottlenecks
- **Operators:** Can be shared or replicated to meet performance

Functions & RTL Hierarchy

- Each function is translated into an RTL block.
- Can be shared or inlined (dissolved)

void A() { ..body A..} void B() { ..body B..} void C() { B(); } void D() { B(); } void foo_top() { A(...); C(...); D(...) }



Source Code

Operator Types

- They define the size of the hardware used
- Standard C Types
 - Integers:
 - long long => 64 bits
 - **int** => 32 bits
 - **short** => 16 bits
 - Characters:
 - char => 8 bits
 - Floating Point
 - Float => 32 bits
 - Double => 64 bits

- Arbitrary Precission Types
 - C
 - **ap(u)int** => (1-1024)
 - C++:
 - ap_(u) int => (1-1024)
 - ap_fixed
 - C++ / SystemC:
 - sc_(u) int => (1-1024)
 - sc_fixed

Loops

Rolled by default

- Each iteration implemented in the same state
- Each iteration implemented with the same resources





- Loops can be unrolled if their indexes are statically determinable at elaboration time
 - Not when the number of iterations is variable
 - Result in more elements to schedule but greater operator mobility

Data Dependencies: Good

- Example of good mobility
 - The read on data port X can occur anywhere from the start to iteration 4
 - The only constraint on RDx is that it occur before the final multiplication
 - Vivado HLS has a lot of freedom with this operation
 - It waits until the read is required, saving a register
 - Input reads can be optionally registered



Data Dependencies: Bad

- The final multiplication must occur before the read and final addition
- Loops are rolled by default
 - Each iteration cannot start till the previous iteration completes
 - The final multiplication (in iteration 4) must wait for earlier iterations to complete
- The structure of the code is forcing a particular schedule
 - There is little mobility for most operations



Arrays

- By default implemeted as RAM
 - Dual port if performance can be improved otherwise Single Port RAM
 - optionally as a FIFO or registers bank
- Can be targeted to any memory resource in the library
- Can be merged with other arrays and reconfigured
- Arrays can be partitioned into individual elements
 - Implemented as smaller RAMs or registers



Top-Level IO Ports



High-level Synthesis

An example: Matrix Multiplication

Solution 1: naive implementation (no optimization)



Clock cycle: 8.50 ns

Loop	Latency	Iteration latency	Trip count	Initiation interval
Row	132	44	3	0
Col	42	14	3	0
Product	12	4	3	0

Resources	BRAM	DSP	FF	LUT	
Total	0	3	158	271	



High-level Synthesis

Schedule Viewer

Perspective for design analysis



Schedule Viewer



High-level Synthesis

Guidance

• Outlines the main problems and proposes solutions

📮 Console 🥺 Errors 💧 Warnings 🖆	e Guidance ⊠	🔲 Properties 👼 Man Pages 牘 Git Repositories 😵 Modules/Loops						
🖸 🗈 🖻 V 17 Guidance-Infos V 1 Guidance-Warnings V 0 Guidance-Errors								
Name	Web Help	Details						
 All Categories SCHEDULE 								
([HLS 200-885]	<u>LINK</u>	The II Violation in module 'matrixmul' (loop 'Row_Col'): Unable to schedule 'load' operation ('b_load_1',/lab/ to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array	/src/matr y 'b'.					
i [HLS 200-1470]		Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'Row_Col'						
► To RUNTIME								
▼ To LOOP								
i [HLS 200-790]		**** Loop Constraint Status: All loop constraints were NOT satisfied.						
🔻 둲 THROUGHPUT								
i [HLS 200-789]		**** Estimated Fmax: 144.68 MHz						
solution1 🛛								

MM Pipelined version

Solution 2: pipelining



Clock cycle: 8.50 ns

Loop	Latency	Iteration latency	Trip count	Initiation interval
Row_col	99	11	9	1
Product	7	4	3	2
Rocourcoc		nep	CC	LUT

Resources	BRAM	DSP	FF	LUT	
Total	0	3	137	322	



MM Custom bit size

Solution 3: 10 bit inputs

```
typedef ap int<18> mat a t;
Typedef ap_int<18> mat_b_t;
typedef ap_int<18> result_t;
void matrixmul(
    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
    mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
    result_t res[MAT_A_ROWS][MAT_B_COLS])
ł
    // Iterate over the rows of the A matrix
    Row: for(int i = 0; i < MAT_A_ROWS; i++) {
    // Iterate over the columns of the B matrix
        Col: for(int j = 0; j < MAT_B_COLS; j++) {
        // Inner product of a row of A and <u>col</u> of B
        res[i][j] = 0;
        Product: for(int k = 0; k < MAT_B_ROWS; k++) {</pre>
                       #pragma HLS PIPELINE II=2
            res[i][j] += a[i][k] * b[k][j];
      }
    }
```

Clock cycle: 8.50 ns

Loop	Latency	Iteration latency	Trip count	Initiation interval
Row_col	99	11	9	1
Product	7	4	3	2

Resources	BRAM	DSP	FF	LUT
Total	0	3	137	322



High-level Synthesis

MM Array Partition



High-level Synthesis

MM Floating-Point

Solution 5: floating point

<pre>typedef float mat_a_t; Typedef float mat_b_t; typedef float result_t;</pre>
<pre>void matrixmul(mat_a_t a[MAT_A_ROWS][MAT_A_COLS], mat_b_t b[MAT_B_ROWS][MAT_B_COLS], result t res[MAT_A_ROWS][MAT_B_COLS])</pre>
<pre>{ // Iterate over the rows of the A matrix Row: for(int i = 0; i < MAT_A_ROWS; i++) { </pre>
<pre>// Iterate over the columns of the B matrix Col: for(int j = 0; j < MAT_B_COLS; j++) {</pre>
<pre>// Inner product of a row of A and <u>col</u> of B res[i][j] = 0;</pre>
<pre>Product: for(int k = 0; k < MAT_B_ROWS; k++) { #pragma HLS PIPELINE II=2 res[i][j] += a[i][k] * b[k][j];</pre>
} }

Clock cycle: 7.96 ns

Loop	Latency	Iteration latency	Trip count	Initiation interval	
Row_col	216	24	9	0	
Product	20	11	3	5	
Resources	BRAM	DSP	FF	LUT	
Total	0	5	489	1002	



High-level Synthesis

MM Interface Synthesis

Function activation interface

Can be disabled ap_control_none

Synthesized memory ports

Also dual-ported

In the array partitioned Version, 3 mem ports. One per partial product

RTL ports	dir	bits	Protocol	C Type
ap_clk	in	1	ap_ctrl_hs	return value
ap_rst	in	1	ap_ctrl_hs	return value
ap_start	in	1	ap_ctrl_hs	return value
ap_done	out	1	ap_ctrl_hs	return value
ap_idle	out	1	ap_ctrl_hs	return value
ap_ready	out	1	ap_ctrl_hs	return value
in_a_address0	out	8	ap_memory	array
in_a_ce0	out	1	ap_memory	array
in_a_q0	in	32	ap_memory	array
in_b_address0	out	8	ap_memory	array
in_b_ce0	out	1	ap_memory	array
in_b_q0	in	32	ap_memory	array
in_c_address0	out	8	ap_memory	array
in_c_ce0	out	1	ap_memory	array
in_c_we0	out	1	ap_memory	array
in_c_d0	out	32	ap_memory	array

Interface synthesis

- I/O ports can be mapped to different bus interfaces
- Let's map the MM to an AXI Lite bus
 - #pragma HSL INTERFACE s_axilite port=a bundle=myBus
 - The bundle is used to group more than one port into the same bus

RTL ports	dir	bits	Protocol	RTL ports	dir	bits	Protocol
ap_clk	in	1	ap_ctrl_hs	s_axi_myBus_WSTRB	in	4	s_axi
ap_rst_n	in	1	ap_ctrl_hs	s_axi_myBus_ARVALID	in	1	s_axi
ap_start	in	1	ap_ctrl_hs	s_axi_myBus_ARREADY	out	1	s_axi
ap_done	out	1	ap_ctrl_hs	s_axi_myBus_ARADDR	in	8	s_axi
ap_idle	out	1	ap_ctrl_hs	s_axi_myBus_RVALID	out	1	s_axi
ap_ready	out	1	ap_ctrl_hs	s_axi_myBus_RREADY	in	1	s_axi
s_axi_myBus_AWVALID	in	1	s_axi	s_axi_myBus_RDATA	out	32	s_axi
s_axi_myBus_AWREADY	out	1	s_axi	s_axi_myBus_RRESP	out	2	s_axi
s_axi_myBus_AWADDR	in	1	s_axi	s_axi_myBus_BVALID	out	1	s_axi
s_axi_myBus_WVALID	in	1	s_axi	s_axi_myBus_BREADY	in	1	s_axi
s_axi_myBus_WREADY	out	1	s_axi	s_axi_myBus_BRESP	out	2	s_axi
s_axi_myBus_WDATA	in	32	s_axi				

Validation Flow

Two steps for design verification

- Before synthesis
- After synthesis
- Pre-synthesis: C Validation
 - Validate the algorithm is correct
- Post-synthesis: RTL Verification
 - Verify the RTL is correct
- C validation
 - A HUGE reason to use HLS
 - Fast, free verification
 - Validate the algorithm is correct before synthesis
 - Follow the test bench tips given over

RTL Verification

 Vivado HLS can co-simulate the RTL with the original test bench



Test benches

- The test bench should be in a separate file
- Or excluded from synthesis
 - The Macro <u>SYNTHESIS</u> can be used to isolate code which will not be synthesized

Design to be synthesized

Test Bench

Nothing in this ifndef will be read by Vivado HLS

```
// test.c
#include <stdio.h>
void test (int d[10]) {
  int acc = 0;
  int i;
  for (i=0;i<10;i++) {</pre>
    acc += d[i];
    d[i] = acc;
  }
#ifndef __SYNTHESIS__
int main () {
  int d[10], i;
  for (i=0;i<10;i++) {</pre>
    d[i] = i;
  test(d);
  for (i=0;i<10;i++) {</pre>
    printf("%d %d\n", i, d[i]);
  return 0;
#endif
```

Test benches: ideal test bench

• Self checking

- RTL verification will re-use the C test bench
- If the test bench is self-checking
 - Allows RTL Verification to be run without a requirement to check the results again
- RTL verification "passes" if the test bench return value is 0 (zero)

```
int main () {
    // Compare results
    int ret = system("diff --brief -w output.dat output.golden.dat");
    if (ret != 0) {
        printf("Test failed !!!\n", ret); return 1;
    } else {
        printf("Test passed !\n", ret); return 0;
    }
```

RTL Export



IP integration

Exported cores can be directly integrated in Vivado



High-level Synthesis

Software Drivers

• And both drivers for baremetal and User Space linux are generated



HLS Libraries

- Vitis accelerated libraries
 - Valid for classic Vivado flow
 - Compatible with the new OpenCL-based flow



An example: Vision libraries

- Based on the OpenCV standard
- Big number of OpenCV operations available for synthesis
- Full OpenCV for test
- Interface synthesis for common Xilinx bus interfaces

XILINX A	pplications	Products	Developers	Support
☆ Vitis Vision Library 2020.2		 xf::cv::absDiff xf::cv::convertTo 		
		Vitis Vision Library Functions		
		• Absolute Difference		
Search docs		Accumulate		
		 Accumulate Squared 		
Vitis Vision Library User Guide		 Accumulate Weighted 		
		○ AddS		
Overview				
Getting Started with Vitis Vision		 Autoexposurecorrection 		
Getting Started with HLS		 Autowhitebalance 		
Design Examples Using Vitis Vision		 Badpixelcorrection 		
Library		 Brute-force (Bf) Feature Matcher 		
		• Bilateral Filter		
Vitis Vision Library API Reference		Bit Depth Conversion		
Overview				
xf::cv::Mat Image Container Class				
Vitis Vision Library Functions				
This Page		 Box Filter 		
Show Source		 BoundingBox 		
		 Canny Edge Detection 		
		 Channel Co 	ombine	

- Channel Extract
- Color Conversion
- Color correction matrix

High-level Synthesis

An example: Vision libraries

Difference of Gaussian Filter



References

- M. Fingeroff, "High-Level Synthesis Blue Book", X libris Corporation, 2010
- P. Coussy, A. Morawiec, "High-Level Synthesis: from Algorithm to Digital Circuit", Springer, 2008
- "High-Level Synthesis Flow on Zynq" Course materials from the Xilinx University Program, 2016