

## **ML and SoC-FPGA: Integration with a hardware design synthesis tool for ML**

*Wednesday, 30 October 2024 13:30 (0:30)*

### **Content**

### **Summary**

**Presenter(s)** : ROMINA MOLINA (ICTP, Italy)

**Session Classification** : Paralell lab session (Lab 1)