

1st Mesoamerican Workshop on Reconfigurable X-ray Scientific Instrumentation for Cultural Heritage





# Development Board: Zynq SoC

Senior Associate, ICTP-MLAB

Universidad Nacional San Juan- Argentina 🎑



ICTP - MLAB

## **Zynq Evaluation and Development Board**

#### **AVNET**

ZedBoard<sup>™</sup> is a complete development kit for designers interested in exploring designs using the AMD Xilinx Zynq®-7000 All Programmable SoC. The board contains all the necessary interfaces and supporting functions to enable a wide range of applications.

The expandability features of the board make it ideal for rapid prototyping and proofof-concept development.



#### DIGILENT

ZedBoard<sup>™</sup> is a low-cost development board for the Xilinx Zynq-7000 all programmable SoC (AP SoC). This board contains everything necessary to create a Linux<sup>®</sup>, Android<sup>®</sup>, Windows<sup>®</sup>, or other ∞/RTOS based design. Additionally, several expansion connectors expose the processing system and programmable logic I/Os for easy user access.

## **ZedBoard Main Components**





### **ZedBoard Main Connectors**



### **Connection Between PC-ZedBoard**



### **Configuring the ZedBoard - Options**





# ZedBoard Hardware User Guide

### ZedBoard

#### (Zynq<sup>™</sup> Evaluation and Development) Hardware User's Guide



Version 2.2 27 January 2014

## **ZedBoard Clock Sources**

#### 2.5 Clock sources

The Zynq-7000 AP SoC's PS subsystem uses a dedicated 33.3333 MHz clock source, IC18, Fox 767-33.33333-12, with series termination. The PS infrastructure can generate up to four PLLbased clocks for the PL system. An on-board 100 MHz oscillator, IC17, Fox 767-100-136, supplies the PL subsystem clock input on bank 13, pir Y9.

## **Zynq Clock Resources**



### Zynq Clock Resources – Configuration in Vivado

Page Navigator	Clock Configuration				Surr	
Zynq Block Design	Basic Clocking Advanced Clocking					
PS-PL Configuration	Input Frequency (MHz) 33.333333 OCPU Clock Ratio 6:2:1 V					
Peripheral I/O Pins						
MIO Configuration	Search: Q-					
Clock Configuration	Component	Clock Source	Requested Fre	Actual Freque	Range(MHz)	
clock conligaration	> Processor/Memory Clock	s				
DDR Configuration	<ul> <li>IO Peripheral Clocks</li> </ul>					
	SMC	IO PLL	100	10.000000	10.000000 : 100.0000	
SMC Timing Calculation	QSPI	IO PLL 🗸 🗸	200 🛞	200.000000	10.000000 : 200.0000	
Interrupts	ENETO	IO PLL 🗸 🗸	1000 Mbps 🗸 🗸	125.000000		
	ENET1	IO PLL	1000 Mbps	10.000000		
	SDIO	IO PLL 🗸	50 🛞	50.000000	10.000000 : 125.0000	
	SPI	IO PLL	166.666666	10.000000	0.000000 : 200.00000	
	> CAN					
<ul> <li>PL Fabric Clocks</li> </ul>						
	FCLK_CLK0	IO PLL 🗸	100 📀	100.000000	0.100000 : 250.00000	
	FCLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.00000	
	FCLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.00000	
	FCLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.00000	
	> System Debug Clocks					

### ZedBoard Available I/Os for the User (1)

#### 2.7 User I/O

#### 2.7.1 User Push Buttons

The ZedBoard provides 7 user GPIO push buttons to the Zyng-7000 AP SoC; five on the PL-side and two on the PS-side.

Pull-downs provide a known default state, pushing each button connects to Vcco.

Table 12 - Push Button Connections				
Signal Name	Subsection	Zynq pin		
BTNU	PL	T18		
BTNR	PL	R18		
BTND	PL	R16		
BTNC	PL	P16		
BTNL	PL	N15		
PB1	PS	D13 (MIO 50)		
PB2	PS	C10 (MIO 51)		



![](_page_12_Figure_9.jpeg)

### ZedBoard Available I/Os for the User (2)

![](_page_13_Picture_1.jpeg)

#### 2.7.2 User DIP Switches

The ZedBoard has eight user dip switches, SW0-SW7, providing user input. SPDT switches connect the I/O through a  $10k\Omega$  resistor to the VADJ voltage supply or GND.

Signal Name	Zynq pin			
SW0	F22			
SW1	G22			
SW2	H22			
SW3	F21			
SW4	H19			
SW5	H18			
SW6	H17			
SW7	M15			

#### Table 13 - DIP Switch Connections

![](_page_13_Figure_6.jpeg)

### ZedBoard Available I/Os for the User (3)

![](_page_14_Picture_1.jpeg)

![](_page_14_Figure_2.jpeg)

#### 2.7.3 User LEDs

The ZedBoard has eight user LEDs, LD0 – LD7. A logic high from the Zynq-7000 AP SoC I/O causes the LED to turn on. LED's are sourced from 3.3V banks through  $390\Omega$  resistors.

Signal Name	Subsection	Zynq pin			
LD0	PL	T22			
LD1	PL	T21			
LD2	PL	U22			
LD3	PL	U21			
LD4	PL	V22			
LD5	PL	W22			
LD6	PL	U19			
LD7	PL	U14			
LD9	PS	D5 (MIO7)			

#### **Table 14 - LED Connections**

## **ZedBoard PMOD Connectors**

Pmod	Signal Name	Zynq pin	Pmod	Signal Name	Zynq pin
JA1	JA1	Y11		JB1	W12
	JA2	AA11		JB2	W11
	JA3	Y10	JB1	JB3	V10
	JA4	AA9		JB4	W8
	JA7	AB11		JB7	V12
	JA8	AB10		JB8	W10
	JA9	AB9		JB9	V9
	JA10	AA8		JB10	V8

Table 16 - Pmod Connections

![](_page_15_Figure_3.jpeg)

## **ZedBoard PMOD Boards**

![](_page_16_Figure_1.jpeg)

https://digilent.com/reference/pmod/start

## **ZedBoard Bank Power Voltages**

![](_page_17_Figure_1.jpeg)

DO NOT MOVE

Vadj is selectad by JP18: - 1.8V - 2.5V - 3.3V

## **LPC FMC Connector**

![](_page_18_Picture_1.jpeg)

LPC: Low-Pin-Count

FMC: FPGA Mezzanine Card

✓ The LPC FMC exposes 68 single-ended I/O, which can be configured as 34 differential pairs.

✓ ADC500: an ICTP MLAB board is plugged into the LPC FMC and will be used in the final lab.

## ZedBoard + ICTP-INFN ADC500

![](_page_19_Picture_1.jpeg)