

Soc-FPGA Development Framework

1st Mesoamerican Workshop on Reconfigurable X-ray Scientific Instrumentation for Cultural Heritage

Luis Guillermo García Ordóñez



Secretaría
Nacional de
Ciencia y
Tecnología




The Abdus Salam
International Centre
for Theoretical Physics


Objectives

- Use the ComBlock in the simple mode for data transfer from the PC.
- Transfer data between the PC and the FPGA through the UDMA and the ComBlock.
- Interact within JupyterLab with custom hardware.
- Familiarize with the usage of the FreeRTOS lwIP stack.
- Learn how to work in a collaborative environment with version control tools, employing **tcl** commands for hardware recreation.
- Understand the benefits of a higher abstraction level when using the UDMA environment for interaction.
- Implement a digital oscilloscope and a histogram counter on the SoC-FPGA.


Our framework




Applying it in our design.




Quick recap





How an histogram block works:



Our Project



Serial Peripheral Interface (SPI)



What is TCL?

TCL (Tool Command Language) or “***Tickle***” is a powerful, flexible scripting language initially developed in the late **1980s** by John Ousterhout. It's designed for command scripting and rapid prototyping.

- **Key Characteristics:**

- **Interpreted Language:** TCL scripts are executed line-by-line, making it easy to test and modify in real-time.
- **Cross-Platform Compatibility:** Runs on various operating systems, making it versatile across different development environments.
- **Extensible:** TCL supports integration with other languages and tools, allowing it to adapt to various workflows.



What is TCL?

Why TCL is relevant?

Widely Used in FPGA Tools: Major FPGA design tools, such as Xilinx Vivado, Intel Quartus, and Microsemi Libero, include TCL as their primary scripting language.

Automation and Control: TCL scripts can control FPGA design tools for tasks like synthesis, simulation, and implementation. It allows engineers to automate complex workflows that would be tedious and error-prone if done manually.

Adaptability: TCL provides a way to customize and streamline the FPGA design process, making it easier to adapt the workflow to specific project requirements and increase productivity.

What is TCL?

TCL is both ingenious and frustrating

Tcl interpreters follow a basic set of rules, and that's what makes it a good tool command language in the first place.

Everything is a string:

```
1 % set listA [list 1 2 3]
2 1 2 3
3 % set listB "1 2 3"
4 1 2 3
5 % string match $listA $listB
6 1
7 %
```

What is TCL?



Everything can be redefined

```
1 % puts "Hello World!"
2 Hello World!
3 %
4 % # Let's redefine puts to do something more
5 % rename puts puts_orig
6 % proc puts {args} {puts_orig "BMAZED! $args"}
7 %
8 % puts "Hello World!"
9 BMAZED! {Hello World!}
10 %
```

Role of TCL in FPGA Design Flow

- **Automating Repetitive Tasks:** SoC design involves many repetitive tasks, such as defining constraints, running synthesis, or generating reports. TCL scripts can be written to perform these tasks automatically. E.g. Synthesis, implementation, and generate a bitstream.
- **Configuration and Setup:** TCL scripts are frequently used to configure the design environment, including initializing settings and setting up design constraints, paths, and other variables. E.g. Board selection, Constraints (timing, placement, etc).
- **Synthesis, Simulation, and Implementation**
- **Batch Processing:** Multiple simulations, implementations, or tests need to be run on different configurations or parameters.

TCL Example




```
### Instantiating Comblock
create_bd_cell -type ip -vlnv www.ictp.it:user:comblock:2.0 MY_COMBLOCK
set_property -dict [list \
  CONFIG.REGS_IN_DEPTH {1} \
  CONFIG.REGS_OUT_DEPTH {2} \
  CONFIG.DRAM_IO_ENA {false} \
  CONFIG.FIFO_IN_ENA {false} \
] [get_bd_cells MY_COMBLOCK]
### Instantiating Flopoco division module
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 MY_AND_GATE
set_property CONFIG.C_SIZE {32} [get_bd_cells MY_AND_GATE]

# Block Diagram Interconnection
# Comblock to Logic Vector
connect_bd_net [get_bd_pins MY_COMBLOCK/reg0_o] [get_bd_pins MY_AND_GATE/Op1]
connect_bd_net [get_bd_pins MY_COMBLOCK/reg1_o] [get_bd_pins MY_AND_GATE/Op2]
# Logic Vector to Comblock
connect_bd_net [get_bd_pins MY_AND_GATE/Res] [get_bd_pins MY_COMBLOCK/reg0_i]
```

The Frustrating Part

It can get very complicated very quickly.



```
File Edit Selection View Go Run Terminal Help
HICCEv2_2023_2.tcl x
HICCEv2_2023_2.tcl > DDR


62
63 set files [list \
64 "[file normalize "$origin_dir/VHDL/Sync_count.vhd"]"\
65 "[file normalize "$origin_dir/VHDL/ad7982_cnv.vhd"]"\
66 "[file normalize "$origin_dir/VHDL/HiCCE_source/intan_RHA_ADC_v1.vhd"]"\
67 "[file normalize "$origin_dir/VHDL/spi_master.vhd"]"\
68 "[file normalize "$origin_dir/VHDL/HiCCE_source/HiCCEv2_v2022.vhd"]"\
69 "[file normalize "$origin_dir/VHDL/counter64.vhd"]"\
70 "[file normalize "$origin_dir/VHDL/Timestamp.vhd"]"\
71 "[file normalize "$origin_dir/VHDL/Trace_storage.vhd"]"\
72 "[file normalize "$origin_dir/VHDL/undersampler/subsampling.vhd"]"\
73 "[file normalize "$origin_dir/VHDL/Combintan_w_header.vhd"]"\
74 "[file normalize "$origin_dir/VHDL/Top.vhd"]"\
75 "[file normalize "$origin_dir/IP/FIFO_64k_16bit_v0/FIFO_64k_16bit_v0.xci"]"\
76 "[file normalize "$origin_dir/VHDL/Combintan.vhd"]"\
77 "[file normalize "$origin_dir/VHDL/HiCCE_source/intan_RHA_ADC_v0.vhd"]"\
78 "[file normalize "$origin_dir/VHDL/rise_edge_detector.vhd"]"\
79 "[file normalize "$origin_dir/Const/HiCCE2022_constraints.xdc"]"\
80 "[file normalize "$origin_dir/VHDL/undersampler/subsampling_tb.vhd"]"\
81 ]
82 foreach ifile $files {
83     if { ![file isfile $ifile] } {
84         puts " Could not find remote file $ifile "
85         set status false
86     }
87 }
88
89 set paths [list \
90 "[file normalize "$origin_dir/[file normalize "$origin_dir/IP/core-comblock"]"]"\
91 ]
92 foreach ipath $paths {
93     if { ![file isdirectory $ipath] } {
94         puts " Could not access $ipath "
95         set status false
96     }
97 }
98
99 return $status
100 }
101 # Set the reference directory for source file relative paths (by default the value is script directory)
102 set origin_dir "."
103
104 # Use origin directory path location variable, if specified in the tcl shell
105 if { [info exists ::origin_dir_loc] } {
106     set origin_dir $::origin_dir_loc
107 }
108
109 # Set the project name
```


You haven't answered the question....

Why TCL?




Great for automation flow




```
source ./bd_comblock.tcl
```










UDMA

UDMA Library







**UDMA** 
Project ID: 30647654 


  Star 0  Forks 0

 120 Commits  8 Branches  0 Tags  21.1 MiB Project Storage

 Fixed error in print of read_ram and write_ram. Fixed read_mem and write_mem... 
Luis Garcia authored 2 weeks ago 43482b3e 


master ▾ udma / + ▾ History Find file Edit ▾ Download ▾ Clone ▾

 README  GNU GPLv3  Add CHANGELOG  Add CONTRIBUTING  Enable Auto DevOps  Add Kubernetes


 Configure Integrations

Name	Last commit
------	-------------

Clone with SSH

git@gitlab.com:ictp-mlab/udma.g 

Clone with HTTPS

https://gitlab.com/ictp-mlab/ud 

UDMA Library

Attributes

ip: str

port: int

s: socket

Methods

set_ip(ip)

set_port(port)

disconnect()

get_ip()

get_port()

connect()

close_server()

read_reg(reg)

write_reg(reg, data)

read_fifo(N)

write_fifo(N, data)


read_ram(addr, length, inc)

**write_ram(addr, length, inc,
data)**

read_mem(addr, length, inc)

**write_mem(addr, length, inc,
data)**

select comblock()



UDMA

File Edit Selection View Go ... smr-4078

EXPLORER

- SMR-4078
 - .img
 - Labs
 - Lab0_Before_Starting
 - Lab1_GPIO
 - Lab2_ComBlock
 - Lab3_UDMA
 - bd
 - constraint
 - hdl
 - ip
 - scripts
 - img
 - Lab3_NB.ipynb
 - waveforms.py
 - solution
 - Lab4_DPP
 - Lab5_HLS4ML
 - Presentations
 - .gitignore
 - LICENSE
 - README.md

Lab3_NB.ipynb

Labs > Lab3_UDMA > scripts > Lab3_NB.ipynb > M4 Lab 3 - UDMA

Generate + Code + Markdown | Run All Clear All Outputs | Outline ... Select Kernel

ICTP The Abdus Salam International Centre for Theoretical Physics IAEA UNESCO

1st Mesoamerican Workshop on Reconfigurable X-ray Scientific Instrumentation for Cultural Heritage

Lab 3 - UDMA

This Jupyter Notebook constitutes the final component of Lab 3. It demonstrates how to utilize the UDMA interface within a JupyterLab environment to communicate with custom hardware via the ComBlock module.

The objective of this lab is to replicate the oscilloscope tests from [Lab 2: ComBlock and RTL](#) while extending the project by integrating additional components. The same ComBlock interactions previously implemented in bare-metal C will now be executed using the UDMA Python library.

A key distinction between the two approaches lies in the development workflow: in Vitis, the C code must be recompiled and reloaded onto the hardware for each test iteration. In contrast, the Python-based environment enables dynamic coding, testing, and modification without the need for recompilation, making it particularly well-

+ Create Python Environment

- base (Python 3.12.9) ~/miniconda3/bin/python Conda Env
- neuralEnv (Python 3.9.21) ~/miniconda3/envs/neuralEnv/bin/python

master Live Share Git Graph Duo Signed out Cell 1 of 44

We will continue in the lab.

1st Mesoamerican Workshop on Reconfigurable X-ray Scientific Instrumentation for Cultural Heritage

Luis Guillermo García Ordóñez

You haven't answered the question....

Why TCL?

Great for automation flow

```
File Edit Selection View Go Run Terminal Help
HICCEv2_2023_2.tcl X
HICCEv2_2023_2.tcl > [0] DDR
62
63 set files [list \
64 "[file normalize "$origin_dir/VHDL/Sync_count.vhd"]"\
65 "[file normalize "$origin_dir/VHDL/ad7982_cnv.vhd"]"\
66 "[file normalize "$origin_dir/VHDL/HICCE_source/intan_RHA_ADC_v1.vhd"]"\
67 "[file normalize "$origin_dir/VHDL/spi_master.vhd"]"\
68 "[file normalize "$origin_dir/VHDL/HICCE_source/HICCEv2_v2022.vhd"]"\
69 "[file normalize "$origin_dir/VHDL/counter64.vhd"]"\
70 "[file normalize "$origin_dir/VHDL/Timestamp.vhd"]"\
71 "[file normalize "$origin_dir/VHDL/Trace_storage.vhd"]"\
72 "[file normalize "$origin_dir/VHDL/undersampler/subsampling.vhd"]"\
73 "[file normalize "$origin_dir/VHDL/Combintan_w_header.vhd"]"\
74 "[file normalize "$origin_dir/VHDL/Top.vhd"]"\
75 "[file normalize "$origin_dir/IP/FIFO_64k_16bit_v0/FIFO_64k_16bit_v0.xci"]"\
76 "[file normalize "$origin_dir/VHDL/CombIntan.vhd"]"\
77 "[file normalize "$origin_dir/VHDL/HICCE_source/intan_RHA_ADC_v0.vhd"]"\
78 "[file normalize "$origin_dir/VHDL/rise_edge_detector.vhd"]"\
79 "[file normalize "$origin_dir/Const/HICCE2022_constraints.xdc"]"\
80 "[file normalize "$origin_dir/VHDL/undersampler/subsampling_tb.vhd"]"\
81 ]
82 foreach ifile $files {
83     if { ![file isfile $ifile] } {
84         puts " Could not find remote file $ifile "
85         set status false
86     }
87 }
88
89 set paths [list \
90 "[file normalize "$origin_dir/[file normalize "$origin_dir/IP/core-comblock"]"]"\
91 ]
92 foreach ipath $paths {
93     if { ![file isdirectory $ipath] } {
94         puts " Could not access $ipath "
95         set status false
96     }
97 }
98
99 return $status
100
101 # Set the reference directory for source file relative paths (by default the value is script directory)
102 set origin_dir "."
103
104 # Use origin directory path location variable, if specified in the tcl shell
105 if { [info exists ::origin_dir_loc] } {
106     set origin_dir $::origin_dir_loc
107 }
108
109 # Set the project name
```

C

ci-tools

Projects related to Continuous Integration services provided by IT. Historically this started with [Jenkins](#) then most software...
[Read more](#)

Subgroups and projectsShared projectsInactive

Q

Search

Updated

C

Container Image CI Templates

GitLab CI templates used for building and pushing container images to Harbor. This project also supports other registries that are OCI compliant: Harbor, Gittlab (tested...
★ 01 month ago

C

ci-worker

Docker Images for reference CI workers to be used with GitLab CI and Jenkins
★ 33 months ago

D

Docker Builder

Provides a pipeline to build multi-arch (currently x86_64 and aarch64) Docker images.
★ 34 months ago

docker-image-builder

