1st Mesoamerican Workshop on Reconfigurable X-ray Scientific Instrumentation for Cultural Heritage

Soc-FPGA Development Framework

Luis Guillermo García Ordóñez












The Abdus Salam International Centre for Theoretical Physics


Objectives

- Use the ComBlock in the simple mode for data transfer from the PC.
- Transfer data between the PC and the FPGA through the UDMA and the ComBlock.
- Interact within JupyterLab with custom hardware.
- Familiarize with the usage of the FreeRTOS IwIP stack.
- Learn how to work in a collaborative environment with version control tools, employing tcl commands for hardware recreation.
- Understand the benefits of a higher abstraction level when using the UDMA environment for interaction.
- Implement a digital oscilloscope and a histogram counter on the SoC-FPGA.


Our framework




Applying it in our design.




Quick recap




How an histogram block works:



Our Project





TCL (Tool Command Language) or "*Tickle*" is a powerful, flexible scripting language initially developed in the late **1980**s by John Ousterhout. It's designed for command scripting and rapid prototyping.

- Key Characteristics:
 - Interpreted Language: TCL scripts are executed line-by-line, making it easy to test and modify in real-time.
 - Cross-Platform Compatibility: Runs on various operating systems, making it versatile across different development environments.
 - **Extensible**: TCL supports integration with other languages and tools, allowing it to adapt to various workflows.



Why TCL is relevant?

Widely Used in FPGA Tools: Major FPGA design tools, such as Xilinx Vivado, Intel Quartus, and Microsemi Libero, include TCL as their primary scripting language.

Automation and Control: TCL scripts can control FPGA design tools for tasks like synthesis, simulation, and implementation. It allows engineers to automate complex workflows that would be tedious and error-prone if done manually.

Adaptability: TCL provides a way to customize and streamline the FPGA design process, making it easier to adapt the workflow to specific project requirements and increase productivity.

TCL is both ingenious and frustrating

Tcl interpreters follow a basic set of rules, and that's what makes it a good tool command language in the first place.

Everything is a string:

```
1 % set listA [list 1 2 3]
2 1 2 3
3 % set listB "1 2 3"
4 1 2 3
5 % string match $listA $listB
6 1
7 %
```


Everything can be redefined

```
% puts "Hello World!"
1
 2
    Hello World!
 3
    %
 4
    % # Let's redefine puts to do something more
5
    % rename puts puts_orig
6
7
    % proc puts {args} {puts_orig "BMAZED! $args"}
    %
8
    % puts "Hello World!"
9
    BMAZED! {Hello World!}
10
    %
```

TCL for FPGA Design

Role of TCL in FPGA Design Flow

- Automating Repetitive Tasks: SoC design involves many repetitive tasks, such as defining constraints, running synthesis, or generating reports. TCL scripts can be written to perform these tasks automatically. E.g. Synthesis, implementation, and generate a bitstream.
- **Configuration and Setup:**TCL scripts are frequently used to configure the design environment, including initializing settings and setting up design constraints, paths, and other variables. E.g. Board selection, Constraints (timing, placement, etc).
- Synthesis, Simulation, and Implementation
- **Batch Processing:** Multiple simulations, implementations, or tests need to be run on different configurations or parameters.



TCL Example



Instantiating combined
create_bd_cell -type ip -vlnv www.ictp.it:user:comblock:2.0 MY_COMBLOCK
set_property -dict [list \
 CONFIG.REGS_IN_DEPTH {1} \
 CONFIG.REGS_OUT_DEPTH {2} \
 CONFIG.DRAM_IO_ENA {false} \

- CONFIG.FIFO_IN_ENA {false} \
-] [get_bd_cells MY_COMBLOCK]

Instantiating Flopoco division module

create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 MY_AND_GATE
set_property CONFIG.C_SIZE {32} [get_bd_cells MY_AND_GATE]

Block Diagarm Interconnection

Comblock to Logic Vector

connect_bd_net [get_bd_pins MY_COMBLOCK/reg0_o] [get_bd_pins MY_AND_GATE/Op1]
connect_bd_net [get_bd_pins MY_COMBLOCK/reg1_o] [get_bd_pins MY_AND_GATE/Op2]
Logic Vector to Comblock

connect_bd_net [get_bd_pins MY_AND_GATE/Res] [get_bd_pins MY_COMBLOCK/reg0_i]

The Frustrating Part It can get very complicated very quickly.


| <u>-</u> ile | <u>E</u> dit <u>S</u> electi | ion <u>V</u> iew <u>G</u> o <u>R</u> un <u>T</u> erminal <u>H</u> elp | |
|--------------|------------------------------|--|--|
| Ŋ | ≣ HICCEv2 | 2_2023_2.tcl × | 5 🗉 … |
| | E HICCEv | 222322.tcl > [ø] DDR | |
| ρ | 62 63 | set files [list \ | Contraction of the second seco |
| | 64 | "[file normalize "\$origin dir/VHDL/Sync_count.vhd"]"\ | |
| 9 о 1К+ | 65 | "[file normalize "\$origin_dir/VHDL/ad7982_cnv.vhd"]"\ | |
| 1K+ | 66 | "[file normalize "\$origin_dir/VHDL/HiCCE_source/intan_RHA_ADC_v1.vhd"]"\ | The second secon |
| \sim | | "[file normalize "\$origin_dir/VHDL/spi_master.vhd"]"\ | A second se |
| e P | | "[file normalize "\$origin_dir/VHDL/HiCCE_source/HiCCEv2_v2022.vhd"]"\ | Construction of the constr |
| _ | | "[file normalize "\$origin_dir/VHDL/counter64.vhd"]"\ | CONTROL OF |
| | | "[file normalize "\$origin_dir/VHDL/Timestamp.vhd"]"\ | |
| | | "[file normalize "\$origin_dir/VHDL/Trace_storage.vhd"]"\ | |
| <u>_</u> | | "[file normalize "\$origin_dir/VHDL/undersampler/subsampling.vhd"]"\ | |
| -0 | | "[file normalize "\$origin_dir/VHDL/Combintan_w_header.vhd"]"\ "[file normalize "\$origin_dir(/(ID)/Ten.vhd"]"\ | and the second s |
| | | "[file normalize "\$origin_dir/VHDL/Top.vhd"]"\ "[file normalize "\$origin_dir/IP/FIF0_64k_16bit_v0/FIF0_64k_16bit_v0.xci"]"\ | Contraction of the second s |
| | 76 | "[file normalize "\$origin_dir/VHDL/CombIntan.vhd"]"\ | |
| ~ | | "file normalize "\$origin_dir/VHDL/HICCE source/intan_RHA_ADC_v0.vhd"]"\ | Construction of the second sec |
| 6 | | "[file normalize "\$origin_dir/VHDL/rise_edge_detector.vhd"]"\ | |
| | | "[file normalize "\$origin_dir/Const/HiCCE2022_constraints.xdc"]"\ | Control and Con |
| Ş. | | "[file normalize "\$origin_dir/VHDL/undersampler/subsampling_tb.vhd"]"\ | |
| • | | | A second |
| 5 | 82 | foreach ifile \$files { | |
| \sim | | <pre>if { ![file isfile \$ifile] } {</pre> | 2.200 Million Conception and the second |
| - | 84 85 | puts " Could not find remote file \$ifile " set status false | Hard And And And And And And And And And An |
| 0 | 85 86 | } | A set of the set of |
| | 87 | | |
| Ļ, | 88 | | Experimental Academic and |
| | | set paths [list \ | En average and a second second |
| | | "[file normalize "\$origin_dir/[file normalize "\$origin_dir/IP/core-comblock"]"]"\ | The second state of the se |
| | | | VERSEAR AND |
| | | foreach ipath \$paths { | E. State Market Strategy and American Conference on the State Strategy and the State Str |
| | | <pre>if { ![file isdirectory \$ipath] } {</pre> | Conception and Concep |
| | | puts " Could not access \$ipath " | B JEAN WILL CONTRACT ON THE AND |
| | 95 96 | set status false | 25 - 250 - 25 |
| | | | C. C. C. C. C. C. L. |
| | | | ¹ EXCEPTION CONTRACTOR AND ADDRESS OF A |
| | | return \$status | [14] P. M. S. M. S. |
| | |). | ¹ All (2011) 2011 2011 2014 2014 2014 2014 2014 2014 |
| | | $^{\#}$ Set the reference directory for source file relative paths (by default the value is script direct | |
| | | set origin_dir "." | |
| | | | A set of the set of |
| | | # Use origin directory path location variable, if specified in the tcl shell | A second state of the second stat |
| $\widehat{}$ | | if { [info exists ::origin_dir_loc] } { | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| 8 | | set origin_dir \$::origin_dir_loc | Market Control (1997) The Con |
| ~7~ | 107 | | Construction of a state of the state of the |
| 22 24 | | # Set the project name | Control 12/10/2014 (S. S. (control matery)) material and the " <u>ACCESSION SCIENCESSION SCIENCESSION</u> " (Sec. 2014). |
| | | * ↔ 4↓0† ⊗ 0 ⚠ 0 👷 0 🔗 Live Share Git Graph 🎾 Duo Ln 1065, Col 76 (3 selected) Spaces: 2 UTI | -8 |

15

You haven't answered the question.... Why TCL?

Great for automation flow

source ./bd_comblock.tcl



UDMA

UDMA Library

| 0 | MA⊕ ct ID: 30647654 [⁰] | |
|-------------------------|---|---|
| - 0- 120 Commits | 🖇 8 Branches 🖉 0 Tags 🛛 21.1 MiB Project Storage | |
| And Designed | error in print of read_ram and write_ram. Fixed read_mem and write_mem •••• arcia authored 2 weeks ago udma / + ~ | 43482b3e ₽ History Find file Edit ~ ↓ ~ Clone ~ |
| README | र्क GNU GPLv3 | G Kubernetes Git@gitlab.com:ictp-mlab/udma.g |
| Oconfigure I | ntegrations | Clone with HTTPS |
| Name | Last commit | https://gitlab.com/ictp-mlab/ud [|

Communication with the PC


UDMA Library

| Attributes | |
|------------------------|--|
| ip: str | |
| port: int s: socket | |
| Si SUCKEL | |

Methods set_ip(ip) set_port(port) disconnect() get_ip() get_port() connect() close_server() read_reg(reg) write reg(reg, data) read fifo(N) write_fifo(N, data) read_ram(addr, length, inc) write_ram(addr, length, inc, data) read_mem(addr, length, inc) write mem(addr, length, inc, data)

select comblock()

UDMA



We will continue in the lab.

1st Mesoamerican Workshop on Reconfigurable X-ray Scientific Instrumentation for Cultural Heritage

Luis Guillermo García Ordóñez











The Abdus Salam International Centre for Theoretical Physics

You haven't answered the question.... Why TCL?

Great for automation flow

| <u>F</u> ile | dit <u>S</u> election <u>V</u> iew <u>G</u> o <u>R</u> un <u>T</u> erminal <u>H</u> elp | |
|-----------------------|---|--|
| ζη | ≣ HICCEv2_2023_2.tcl × | <u>ю</u> ш |
| | | |
| Q | | |
| ŕ | 63 set files [list \ 64 "[file normalize "\$origin_dir/VHDL/Sync_count.vhd"]"\ | |
| | 65 "[file normalize "Sorigin_dir/VHDL/ad7982_cnv.vhd"]"\ | |
| | 66 "[file normalize "\$origin_dir/VHDL/HiCCE_source/intan_RHA_ADC_v1.vhd"]"\ | 128 mm |
| $\leq_{\mathfrak{B}}$ | 67 "[file normalize "\$origin_dir/VHDL/spi_master.vhd"]"\ | |
| α. | <pre>68 "[file normalize "\$origin_dir/VHDL/HiCCE_source/HiCCEv2_v2022.vhd"]"\ 69 "[file normalize "\$origin_dir/VHDL/counter64.vhd"]"\</pre> | |
| 8 | 70 "[file normalize "\$origin dir/VHDL/Timestamp.vhd"]"\ | Property and a second second second |
| 22 | 71 "[file normalize "\$origin_dir/HDL/Trace_storage.vhd"]"\ | |
| | 72 "[file normalize " \$origin_dir/VHDL /undersampler/subsampling.vhd"]"\ | Section and the section of the secti |
| Ē | 73 "[file normalize "\$origin_dir/VHDL/Combintan_w_header.vhd"]"\ | |
| - | <pre>74 [file normalize "\$origin_dir/VHDL/Top.vhd"]"\ 75 [file normalize "\$origin_dir/IP/FIF0_64k_16bit_v0/FIF0_64k_16bit_v0.xci"]"\</pre> | |
| - | 75 "[Tile normalize "\$origin_dir/IP/FIP0_64K_1601C_V0/FIP0_64K_1601C_V0.xCl"]"\ 76 "[file normalize "\$origin_dir/VHDL/CombIntan.vhd"]"\ | The second second |
| ~ | 77 "[file normalize "\$origin_dir/\HDL/HiCCE_source/intan_RHA_ADC_v0.vhd"]"\ | |
| Ro | 78 "[file normalize "\$origin_dir/VHDL/rise_edge_detector.vhd"]"\ | |
| | 79 "[file normalize "\$origin_dir/Const/HiCCE2022_constraints.xdc"]"\ | |
| , s | <pre>80 "[file normalize "\$origin_dir/VHDL/undersampler/subsampling_tb.vhd"]"\ 81]</pre> | |
| | 82 foreach ifile \$files { | In the second second |
| \ominus | <pre>33 if { ![file isfile \$\[file] } {</pre> | Las a construction of the second seco |
| | 84 puts " Could not find remote file \$ifile " | HAVES ANTONY |
| J | 85 set status false | 130 WOMANTANA |
| | | HERE CONSTRAINTS |
| G | | |
| | 89 set paths [list \ | |
| | 90 "[file normalize "\$origin_dir/[file normalize "\$origin_dir/IP/core-comblock"]"]"\ | Non-Section of the section of the se |
| | | |
| | 92 foreach ipath \$paths { 93 if { ![file isdirectory \$ipath] } { | |
| | 94 puts "Could not access Sipath " | Deservation |
| | | BETERSTER. |
| | | |
| | | |
| | 98 99 return \$status | |
| | | |
| | | |
| | 102 set origin_dir "." | |
| | | Contraction of the second seco |
| | <pre>104 # Use origin directory path location variable, if specified in the tcl shell 105 if { [info exists ::origin_dir_loc] } {</pre> | |
| R | 106 set origin.dir \$::origin_dir_loc | Provide Contraction |
| | | Children and External |
| 503 | | |
| ~ | | |
| →< } | Vitis_2023_2* ↔ 4: 0: 🛞 0 🛆 0 🖗 0 🔗 Live Share Git Graph 🎾 Duo Ln 1065, Col 76 (3 selected) Spaces: 2 UTF-8 L | FTCL (|

C ci-tools ⊕ Projects related to Continuous Integration services provided by IT. Historically this started with Jenkins then most software... Subgroups and projects Shared projects Inactive Updated Container Image CI Templates 🌐 ① C GitLab CI templates used for building and pushing container images to Harbor. * 0 1 month ago This project also supports other registries that are OCI complient: Harbor, Gitlab (tested.. ci-worker Docker images for reference CI workers to be used with GitLab CI and Jenkins 0 C * 3 3 months ago Docker Builder 🌐 0 D * 3 4 months ago Provides a pipeline to build multi-arch (currently x86_64 and aarch64) Docker images. docker-image-builder 🛱

