Joint ICTP-IAEA School on Detector Signal Processing and Machine Learning for Scientific Instrumentation and Reconfigurable Computing







Peripheral Interfaces & IP Integration

Senior Associate, ICTP-MLAB (CTP)



Cristian Sisterna

Professor at Universidad Nacional San Juan- Argentina




Agenda

- Describe the AXI4 transactions
- Summarize the AXI4 valid/ready acknowledgment model
- Discuss the AXI4 transactional modes of overlap and simultaneous operations
- Describe the operation of the AXI4 streaming protocol
- Design and Implementation of a Custom IP Core


Need to Understand Device's Connectivity


- There is a need to get familiar with the way that different devices communicate each other in an Embedded System like a Zynq based system
- Learning and understanding the communication among devices will facilitate the design of Zynq based systems
- All the devices in a Zynq system communicate each other based in a device interface standard developed by ARM, called AXI (ARM eXtended Interface):
 - AXI define a Point to Point Master/Slave Interface

Today's System-On-Chip



Interface Options





AXI4 Defines a Point to Point Master/Slave Interface

Connectivity -> Standard

A standard

- All units talk based on the same standard (same protocol, same language)
- All units can easily talk to each other

Maintanence

- Design is easily maintained/updated
- Facilitate debug tasks


Re-Use

Developed cores can easily re-used in other systems

Common SoPC Interfaces

- Core Connect (IBM)
 - PLB/OPB (Power PC-FPGA bus interface)
- WishBone
 - OpenCore Cores
- AXI
 - ARM standard (more to come . . .)


AXI is Part of ARM's AMBA



AMBA: <u>A</u>dvanced <u>M</u>icrocontroller <u>B</u>us <u>A</u>rchitecture

AXI: Advanced Extensible Interface

AXI is Part of AMBA



Interface	Features	Burst	Data Width	Applications
AXI4 Full	Traditional Address/Data Burst (single address, multiple data)	Up to 256	32 to 1024 bits	Embedded, Memory
AXI4-Stream	Data-Only, Burst	Unlimited	Any Number	DSP, Video, Communications
AXI4-Lite	Traditional Address/Data—No Burst (single address, single data)	1	32 or 64 bits	Small Control Logic, FSM

9

AXI Interconnect

AXI is an interconnect system used to tie processors to peripherals

- AXI Full: Full performance bursting interconnect
- AXI Lite: Lower performance non bursting interconnect (saves programmable logic resources)
- AXI Streaming: Non-addressed packet based or raw interface

ICTP-MLAB

AXI - Vocabulary

Channel

Independent collection of AXI signals associated to a VALID signal

Interface

- Collection of one or more channels that expose an IP core's connecting as master or as slave
- Each IP core may have multiple interfaces

Bus

Multiple-bit signal (not an interface or channel)

Transfer

• Single clock cycle where information is communicated, qualified by a VALID handshake


Transaction

Complete communication operation across a channel, composed of a one or more transfers

Burst


Transaction that consists of more than one transfer

AXI Transactions / Master-Slave




Transactions: transfer of data from one point on the hardware to another point

AXI Interconnect



AXI Interconnect – Addressing & Decoding



Address Range: 4K

Address Offset: 0X4000_1000

Addresses: 0X4000_0000 - 0X4000_1FFF

Address Range: 4K

Address Offset: 0X4000 0000

Addresses: 0X4000_0000 - 0X4000_0FFF

Address Range: 64K


Address Offset: 0X4001 0000

Addresses: 0X4001_0000 - 0X4001_FFFF


AXI Interconnect Main Features

- Different Number of (up to 16)
 - Slave Ports
 - Master Ports
- Data Width Conversion
- Conversion from AXI3 to AXI4
- Register Slices (pipelining), Input/Output FIFOs
- Clock Domains Transfer

AXI Interface Example



AXI Slave Signals




- Write Address Channel the signals contained within this channel are named in the format s_axi_aw...
- Write Data Channel the signals contained within this channel are named in the format s_axi_w...
- Write Response Channel the signals contained within this channel are named in the format s_axi_b...
- Read Address Channel the signals contained within this channel are named in the format s_axi_ar...
- Read Data Channel the signals contained within this channel are named in the format s_axi_r...


Basic AXI Rd/Wr Process

AXI Channels Use A Basic "VALID/READY" Handshake


- 1 Master asserts and hold VALID when data is available
- 2 Slave asserts READY if able to accept data
- 3 Data and other signals transferred when VALID and READY = '1'
- 4 Master sends next DATA/other signals or deasserts VALID
- 5 Slave deasserts READY if no longer able to accept data



AXI Basic Handshake




AXI Channels




AXI4 Lite

- No Burst
- Single address, single data
- Data Width 32 or 64 bits
 (Xilinx IP only support 32)
- Very small size
- The AXI Interconnect is automatically generated




AXI4 (Full)


- Sometimes called "Full AXI"
 or "AXI Memory Mapped"
- Single address multiple data
 - o Burst up to 256 data
- Data Width parameterizable
 - o 32, 64, 128, 256, 512, 1024 bits



AXI4 Stream

- No address channel, no read and write, always just Master to Slave
 - Just an AXI4 Write Channel
- Unlimited burst length
- Supports sparse, continuous, aligned, unaligned streams






Custom AXI IP Cores

Different Soft IP Cores

Soft IP Cores				
	Pros	Cons		
HDL (hardware description language)	End user can modify it	Vendor will not support if IP is modified		
Encrypted HDL	Configurable using parameters	Customization is limited to the available parameters		
	Sported by the vendor			
Gate-Level Netlist	High performance	Customization is limited to the available parameters		
Synthesis, Place and Route are controlled by the end user				

IP Catalog Main Features


- □ Consistent, easy access
- Support for multiple physical locations, including shared network drives
- Access to the latest version of Xilinx-delivered IP
- □ Access to IP customization and generation using the Vivado IDE
- □ IP example designs
- □ Catalog filter options that let you filter by Supported Output Products, Supported Interfaces, Licensing, Provider, or Status



IP Packager

- □ The IP Packager allows a core to be packaged and included in the IP Catalog, or for distribution
- □ IP-XACT Industry Standard (IEEE) XML format to describe IP using meta-data
 - Ports
 - Interfaces
 - Configurable Parameters
 - Files, documentation
- IP-XACT only describes high level information about IP, not low level description, so does not replace HDL or Software
- Complete set of files include
 - □ Source code, Constraints, Test Benches (simulation files), documentation
- □ IP Packager can be run from Vivado on the current project, or on a specified directory

My IP Generic Block Diagram




```
-- entity declaration
entity pwm simple is
 generic (
  port (
   -- clock & reset signals
  S_AXI_ACLK : in std_logic; -- AXI_clock
  S AXI ARESETN : in std logic; -- AXI reset, active lov
   -- control input signal
  duty_cycle : in std_logic_vector(31 downto 0);
   -- PWM output
               : out std logic
                              -- pwn output
   pwm
   );
end entity pwm simple;
```

 Write the functional VHDL code of the function you want to implement. In this example it is a simple PWM function

```
architecture beh of pwm simple is
begin
  pwm_pr : process (S_AXI_ACLK, S_AXI_ARESETN) is
     variable counter : unsigned(dc_bits-1 downto 0); -- count clocks tick
  begin -- process pwm pr
    if (S_AXI_ARESETN = '0') then
      counter := (others => '0');
                <= '0';
      pwm
    elsif (rising edge(S_AXI_ACLK)) then
      counter := counter + 1;
      if (counter < unsigned(duty cycle(dc bits-1 downto 0))) then</pre>
        pwm <= '1';
      else
        pwm <= '0';
      end if:
    end if;
  end process pwm_pr;
end architecture beh;
```

2. Open the IP Packager, and create a new IP Core (pick a good name according the functionality)



my_pwm_ip_c1_0_S_AXI_inst.vhd: This VHDL file is the one where we will instantiate the functionality described in the VHDL code.

my_pwm_ip_c1_v1_0.vhd: This VHDL file is the wrapper between our VHDL code and the AXI bus interface.

3. In the VHDL code of the 'my_pwm_ip_c1_v1_0_s_AXI.vhd' file, where it says 'Add user logic here' add, the main process of the pwm_simple VHDL code.

slv_reg0 is the first writing register (address), through which the duty_cycle value is gotten (more details in the next slide)

```
-- Add user logic here
388
           duty_cycle <= slv_reg0 dc_bits-1 downto 0);</pre>
389
           pwm_pr : process (S_AXI_ACLK, S_AXI_ARESETN) is
390
               variable counter : unsigned(dc_bits-1 downto 0); -- count clocks tick
391
           begin -- process pwm pr
392
              if (S_AXI_ARESETN = '0') then
393
                counter := (others => '0');
394
                          <= '0';
395
                pwm
              elsif (rising_edge(S_AXI_ACLK)) then
396
                counter := counter + 1;
397
                if (counter < unsigned(duty cycle(dc bits-1 downto 0))) then</pre>
398
                  pwm <= '1';
399
400
                else
                  pwm <= '0';
401
                end if:
402
403
              end if:
           end process pwm pr;
404
            -- User logic ends
405
```

-- slave registor 1

```
Implement memory mapped register select and write logic generation
-- The write data is accepted and written to memory mapped registers when
-- axi awready, S AXI WVALID, axi wready and S AXI WVALID are asserted. Write strobes are used to
-- select byte enables of slave registers while writing.
-- These registers are cleared when reset (active low) is applied.
-- Slave register write enable is asserted when valid address and data are available
-- and the slave is ready to accept the write address and write data.
slv reg wren <= axi wready and S AXI WVALID and axi awready and S AXI AWVALID;
process (S AXI ACLK)
variable loc addr :std logic vector(OPT MEM ADDR BITS downto 0);
begin
  if rising edge(S AXI ACLK) then
   if S AXI ARESETN = '0' then
     slv_reg0 <= (others => '0');
     slv reg1 <= (others => '0');
     slv reg2 <= (others => '0');
     slv reg3 <= (others => '0');
    else
      loc addr := axi awaddr(ADDR LSB + OPT MEM ADDR BITS downto ADDR LSB);
     if (slv reg wren = '1') then
        case loc addr is
          when b"00" =>
            for byte index in 0 to (C S AXI DATA WIDTH/8-1) loop
              if ( S AXI WSTRB(byte index) = '1' ) then
               -- Respective byte enables are asserted as per write strobes
                -- slave registor 0
                slv reg0(byte index*8+7 downto byte index*8) <= S AXI WDATA(byte index*8+7 downto byte index*8);
              ena it;
            end loop;
          when b"01" =>
            for byte index in 0 to (C S AXI DATA WIDTH/8-1) loop
              if ( S_AXI_WSTRB(byte_index) = '1' ) then
```

slv_reg1(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);</pre>

-- Respective byte enables are asserted as per write strobes

slv_reg0 write decoding

4. In the entity of the file, add the generic: 'dc_bits' and the output: 'pwm'

```
library ieee;
      use ieee.std logic 1164.all;
      use ieee.numeric_std.all;
      entity my_pwm_ip_c1_v1_0_S_AXI is
          generic (
              -- Users to add parameters here
              dc bits : integer := 16;
              -- User parameters ends
              -- Do not modify the parameters beyond this line
10
11
12
             -- Width of S_AXI data bus
13
              C S AXI DATA WIDTH : integer := 32;
              -- Width of S AXI address bus
14
15
              C S AXI ADDR WIDTH : integer := 4
          );
17
          port (
              -- Users to add ports here
18
19
              -- PWM output
                          : out std logic; -- pwn output
              pwm
              -- User ports ends
21
              -- Do not modify the norts beyond this line
```


5. In the file my_pwm_ip_c1_v1_0.vhd, in the entity, add the generic: 'dc_bits' and the output: 'pwm'

```
entity my_pwm_ip_c1_v1_0 is
          generic (
              -- Users to add parameters here
              dc_bits : integer := 16;
              -- User parameters ends
              -- Do not modify the parameters beyond this line
10
11
12
              -- Parameters of Axi Slave Bus Interface S AXI
13
14
              C_S_AXI_DATA_WIDTH : integer := 32;
15
              C S AXI ADDR WIDTH : integer := 4
          );
17
          port (
18
               -- Users to add ports here
              -- PWM output
19
20
              pwm : out std_logic;
21
              -- User ports ends
              -- Do not modify the ports beyond this line
```

6. In the file *my_pwm_ip_c1_v1_0.vhd*, in the architecture, in the component declaration and in the component instantiation (of the component *my_pwm_ip_c1_v1_0_S_AXI)*, add the generic 'dc_bits" and the **pwm** output port.


```
52
           -- component declaration
           component my pwm ip c1 v1 0 S AXI is
               generic (
               dc bits
                                   : integer
                                                := 16;
               C S AXI DATA WIDTH : integer
                                               := 32;
               C S AXI ADDR WIDTH : integer
               );
               port (
               -- PWM output
                               : out std_logic;
                                                       pwm output
61
               pwm
                                                           88
62
               S AXI ACLK
                               : in std logic;
```

```
-- Instantiation of Axi Bus Interface S AXI
      my pwm ip c1 v1 0 S AXI inst : my pwm ip c1 v1 0 S AXI
89
           generic map
91
               dc bits
                                   => dc bits,
               C S AXI DATA WIDTH => C S AXI DATA WIDTH,
92
93
               C S AXI ADDR WIDTH => C S AXI ADDR WIDTH
94
           port map
95
96
               pwm
                               => pwm,
97
               S AXI ACLK
                               => s axi aclk,
 ICTP-MLAB
```




- 7. Then, in the IP Packager, fill in the requested information in the Package IP tab.
- **8.** Close the IP Packager.


Using My IP in Vivado




- In the Vivado Project Manager, go to Project Settings -> IP Repository.
- **10.** Click on the + sign to add the repository (directory) where you created the IP Core.
- **11.** Click Ok. Then the IP Core Will be visible in the Vivado IP Library.



Using My IP in Vivado




Using My IP in Vitis



.h file of the created IP Core

write function

Using My IP in Vitis



It is necessary to include the .h file in the .c

In this case, the VHDL Code, the 'component', is instantiated in the created IP Core file: $my_pwm_ip_c2_0_S_AXI_inst.vhd$ (this name can be any).


This case is very similar to 'Case 1', the only difference is that the PWM functionality is implemented by instantiating the 'pwm_simple' component, instead of writing the PWM process like in Case 1.


So, all the steps explained for Case 1 have to be follow, except the *process*

•

The 'component' is instantiated in the my_pwm_ip_c2_0_S_AXI_inst.vhd file.

```
-- Add user logic here
385
           U1: entity work.pwm simple -- pwm simple component instantiation
             generic map (
387
               dc bits => dc bits)
388
389
             port map(
390
                             => S AXI ACLK,
               S_AXI_ACLK
391
               S AXI ARESETN => S AXI ARESETN,
392
               duty cycle
                              => slv reg0,
393
                              => pwm);
               pwm
            -- User logic ends
394
395
       end arch imp;
```






The PWM VHDL has more input and output signals that we would like to be controlled by the PS.

The PWM IP Core's registers, defined by the HW designer, now has: .

2 registers to write to, 3 registers to read from.

slv_reg0	reg0_control	in
slv_reg1	reg1_status	out
slv_reg2	reg2_pwm_dc_value	in
slv_reg3	reg3_ip_version	out
slv_reg4	reg4_pwm_dc_value	out



My IP - Case 3 - VHDL

```
-- Description: generation of the PWM signal using Rd/Wr registers that
-- will be Wr/Rd through the AXI bus.
-- The following register are defined for this PWM IP:
-- ----- Register 0: Control Register -----
-- bit31 | ... | bit 4 |
                                           bit 1 | bit 0 |
                        Enable invert PWM enable sw reset n
              clear
             interrupt
                       interrupt output
                                           disable
-- ----- Register 1: Status Register ------
-- bit31 | ... | ... ... ... | bit 1 | bit 0
                                         interrupt PWM output
                                           request
                                                    value
-- ------ Register 2 ------
-- Writable register: ARM will write into this register the PWM (duty cycle) value
                         Register 3 -----
-- Readable register: hold the current version of the PWM IP module
                         Register 4
-- Readable register: copy of Register 2, that can be read by the ARM
                          Outputs
-- pwm: which is the PWM value, '0' or '1'
-- int pwm: which generate an int request (goes to '1') on the falling edge
-- of the pwm ouptut.
-- Revisions :
-- Date Version Author Description
-- 2018-06-12 1.0 cristian Created
```

My IP – Case 3 – VHDL Code - Entity

```
-- entity declaration
entity pwm_complete is
 generic (
  port (
  -- clock & reset signals
  S_AXI_ACLK : in std_logic; -- AXI clock
  S AXI ARESETN : in std logic; -- AXI async reset, active low
  -- registers
  reg0_control : in std_logic_vector(31 downto 0);
  reg1 status : out std logic vector(31 downto 0);
  reg2_pwm_dc_value : in std_logic_vector(31 downto 0);
  reg3_ip_version : out std_logic_vector(31 downto 0);
  reg4 pwm dc value : out std logic vector(31 downto 0);
   -- PWM output
                  : out std logic; -- pwn output;
   -- Int request output
                  : out std logic
   pwm int req
  );
end entity pwm_complete;
```

My IP – Case 3 – VHDL Code - Architecture

```
-- architecture

✓ architecture beh of pwm complete is
    -- PWM IP version constant declaration
    constant pwm version ctt : std logic vector(31 downto 0) := X"00010001"; -- V 1.1
    -- alias declaration for the different bits of the control register
    alias soft reset bit n: std logic is reg0 control(0); -- sw reset initialized by
                                                              -- PS7, active low
    alias enable bit : std logic is reg0 control(1); -- enable the whole PWM module
    alias pwm invert bit : std logic is reg0 control(2); -- invert the PWM output when '1'
    alias enable int bit : std logic is reg0 control(3); -- enable int when '1'
    alias clear int bit : std logic is reg0 control(4); -- clear int request
    alias duty cycle reg : std logic vector(31 downto 0) is reg2 pwm dc value(31 downto 0); -- initial duty cycle value
    -- internal signal declarations
    signal reset n : std logic;
                                                          -- global reset (hw and sw)
    signal pwm_i : std_logic;
                                                          -- internal pwm generation
                                                          -- one clock delayed version of pwm i
    signal pwm_dly : std_logic;
    signal pwm out i : std logic;
                                                          -- internal pwm ouptut
    signal int req bit i : std logic;
                                                          -- internal int request signal
```

My IP - Case 3 - Arcl

```
-- assign version number to version register
reg3_ip_version <= pwm_version_ctt;</pre>
-- update status reg to be read by the ARM
reg1_status <= ((1) => int_req_bit_i, -- int request bit
               (0) => pwm_out_i, -- current pwm output value
               others => '0');
-- assign current duty cycle to read register
reg4 pwm dc value <= duty cycle reg; -- current value of duty cycle to be read
reset_n <= S_AXI_ARESETN and soft_reset_bit_n;</pre>
-- duty cycle process
-- count clock cycles until reach the value in 'alias' duty_cycle (reg2)
pwm_pr : process (S_AXI_ACLK, reset_n) is
variable counter : unsigned(dc_bits-1 downto θ); -- count clocks tick
begin --
 if (reset n = '0') then
   counter := (others => '0');
   pwm_i <= '0';
  -- duty_cycle_reg <= 0X"0000FF00";</pre>
  elsif (rising_edge(S_AXI_ACLK)) then
   if (enable bit = '1') then
     counter := counter + 1;
     if (counter < unsigned(duty_cycle_reg)) then</pre>
       pwm i <= '1';
     else
       pwm_i <= '0';
     end if;
   end if;
  end if;
end process pwm pr;
```

My IP – Case 3 – VHDL Code - Architecture

```
-- invert PWM output when required
pwm out i
         <= not pwm i when (pwm invert bit = '1') else pwm i;</pre>
            <= pwm out i;
                          -- entity output
pwm
-- pwm value bit <= pwm out i; -- status register bit 0
   -- the following two process are related to interrupt generation
-- negative edge detection for pwm i to generate an interrupt request
-- the interrupt request is cleared by the software by writing '1' to the
-- int clear bit in the control register
int pwm dly pr: process (S AXI ACLK, reset n)is
begin
 if reset n='0' then
   pwm dly <= '0';
 elsif rising edge(S AXI ACLK) then
   if (enable_int_bit='1') then
     pwm dly <= pwm i;</pre>
   end if:
 end if;
end process int pwm_dly_pr;
```

```
-- int request bit goes to '1' until clear int bit is '1'
 -- negative edge detection for pwm i to generate an interrupt request
 -- the interrupt request is cleared by the software by writing '1' to the
 -- int clear bit in the control register
 int req pr: process (S AXI ACLK, reset n) is
 begin
   if (reset n = '0') then
     int_req_bit_i <= '0';</pre>
   elsif (rising edge(S AXI ACLK)) then
     if (clear int bit='1') then
       int req bit i <= '0';
     elsif ((pwm i='0') and (pwm dly='1')) then -- neg edge detection
       int req bit i <= '1';</pre>
     end if:
   end if;
 end process int req pr;
 pwm int req <= int req bit i; -- output from this module</pre>
 --int reg bit <= int reg bit i;
                                      -- status register bit 1
end architecture beh;
```

My IP - Case 3 - Instantiation & VHDL Code

```
-- Add user logic here
-- slv_reg0 associated with pwm control register 0
reg0_control_i <= slv_reg0;</pre>
-- slv reg2 (32 bits) associated with duty cycle register 2 (16 bits)
reg2_duty_cycle_i <= slv_reg2;</pre>
-- pwm complete component instantiation
--U1: entity work.pwm complete
U1: pwm complete
   generic map (
       dc bits => dc bits )
    port map (
       S AXI ACLK
                      => S_AXI_ACLK,
       S_AXI_ARESETN => S_AXI_ARESETN,
                      => reg0_control_i,
       reg0_control
       reg1 status
                      => reg1 status i,
       reg2_pwm_dc_value => reg2_duty_cycle_i,
       reg3_ip_version => reg3_ip_version_i,
       reg4 pwm dc value => reg4 dc value i,
                         => pwm,
        pwm
       pwm_int_req
                         => pwm int req
```

slv_reg0 and **slv_reg2** are writable registers, so, it is similar to the previous cases.

slv_reg1, slv_reg3 and slv_reg4 are readable, so, we will assign the values from registers reg1_status_i, reg3_ip_versión_i, and reg4_dc_value_i, to them (details in the next slide)

My IP – Case 3 – Instantiation & VHDL Code

```
-- Implement memory mapped register select and read logic generation
-- Slave register read enable is asserted when valid address is available
-- and the slave is ready to accept the read address.
slv reg rden <= axi arready and S AXI ARVALID and (not axi rvalid);
process (slv_reg0, reg1_status_i, slv_reg2, reg3_ip_version_i, reg4_dc_value_i, axi_araddr, S_AXI_ARESETN, slv_reg_rden)
variable loc addr :std logic vector(OPT MEM ADDR BITS downto 0);
begin
   -- Address decoding for reading registers
   loc addr := axi araddr(ADDR LSB + OPT MEM ADDR BITS downto ADDR LSB);
   case loc addr is
     when b"000" =>
       reg_data_out <= slv_reg0;</pre>
     when b"001" =>
       when b"010" =>
       reg data out <= slv reg2;</pre>
     when b"011" =>
       reg data out <= reg3 ip version i; --slv reg3
     when b"100" =>
       reg_data_out <= reg4 dc value i; --slv reg4
     when others =>
       reg_data_out <= (others => '0');
   end case:
```

slv_reg1, slv_reg3 and slv_reg4 are readable, so, we Will assign the values from registers reg1_status_i, reg3 ip versión i, and reg4 dc value i, to them.

end process;

The following steps are similar to the Case 1.

- ✓ Complete the information requested by IP Packager
- Close IP Packager
- ✓ In the Vivado project, go to Poject Manager -> Settings -> IP Repository, and there add the directory where the IP Core lays.
- ✓ The core should be available in the Vivado Cores Library
- ✓ When the Vivado project is exported to Vitis, the .h header file is created, and it contains the Read and Write functions to be used to have access to the read and write registers of the IP Core.

Apendix


53

IP Manager


- Create and Package IP Wizard
- Generates HDL template for
 - Slave/Master
 - ❖AXI Lite/Full/Stream
- Optionally Generates
 - Software Driver
 - Only for AXI Lite and Full slave interface
 - Test Software Application
 - AXI4 BFM Example




Create Custom AXI4 IP




Create Custom AXI4 IP







Create Custom AXI4 IP








Edit Created Custom AXI4 IP



Edit Created Custom AXI4 IP





```
  M led_ip_v1_0.vhd x M led_ip_v1_0_S_AXI.vhd x M lab_le 
  □ □ □ □ ×

   e:/projects_zedboard/lab_custom_ip/led_ip/ip_repo/led_ip_1.0/hdl/led_ip_v1_0.vhd
     2 use ieee.std logic 1164.all;
     3 use ieee.numeric std.all;
     5 entity led ip v1 0 is
          generic (
               -- Users to add parameters here
              LED WIDTH : integer := 8;
             -- User parameters ends
              -- Do not modify the parameters beyond this line
    12
    13
              -- Parameters of Axi Slave Bus Interface S AXI
    14
              C S AXI DATA WIDTH : integer := 32;
              C S AXI ADDR WIDTH : integer := 4
    16
                   );
    17
          port (
    18
               -- Users to add ports here
              led : out std logic vector(LED_WIDTH-1 downto 0);
               -- User ports ends
```


```
-- Add user logic here
381
382
       U1: entity work.lab_led_ip generic map(led_width => led_width)
383
                                       => S AXI ACLK,
                         S AXI ACLK
384
385
                         SLV REG WREN => SLV REG WREN,
386
                         AXI AWADDR
                                        => AXI AWADDR,
                         S AXI WDATA
                                       => S AXI WDATA,
387
388
                         S AXI ARESETN => S AXI ARESETN,
389
                                        => LED );
                         LED
390
           -- User logic ends
```


Hierarchy of My IP







Package the IP







Compatibility of My IP









Updating Generated Files




Checking Parameters and I/O Ports






(This ends the Works on the edit ip environment)


Add My IP to the Repository



led_ip Now Available in the IP List



led_ip_v1.0 (1.0)



Files created

component.xml

IP XACT description

.bd

Block Diagram tcl file

drivers

- Vitis and software files (c code)
- Simple register/memory read/write functionality
- Simple SelfTest code

hdl

Verilog/VHDL source

xgui

GUI tcl file

```
XStatus LED IP Reg SelfTest(void * baseaddr p)
   xil printf("************************\n\r");
   xil printf("* User Peripheral Self Test\n\r");
   xil printf("********************\n\n\r");
    * Write to user logic slave module register(s) and read back
    */
   xil printf("User logic slave module test...\n\r");
   for (write loop index = 0; write loop index < 4; write loop index++)
      LED IP mWriteReg (baseaddr, write loop index*4, (write loop index+1
     READ WRITE MUL FACTOR);
   for (read loop index = 0; read loop index < 4; read loop index++)
     if ( LED IP mReadReg (baseaddr, read loop index*4) != (read loop in
     +1) *READ WRITE MUL FACTOR) {
       xil printf ("Error reading register value at address %x\n", (int)
       baseaddr + read loop index*4);
       return XST FAILURE;
```

Steps for Custom IP - Summary


- Create an AXI Slave/Master IP Core
 - Use the Wizard to generate an AXI Slave/Master 'device'
 - Set the number of registers
- Building the Complete Zynq system
 - Creating a Zynq based System
 - Adding the necessary Ips
 - Adding our custom AXI IP Core
 - Edit Address Space

Customize the IP Core

- File structure of the IP Cores
- Edit the HDL generated by the wizard
- Updating the IP Core and repack
- Rebuild the system
- Programming the device
 - Open Vitis. Creating a Application and BSP project
 - Write the "C" code to Wr/Rd the IP Cores registers
 - Edit Space

AXI4-Lite Custom IP The VHDLUnderneath

AXI4-Lite Signal Names



AXI4-Lite Signal Names

- During the creation of a Xilinx IP block, the Vivado tools can be used to map each AXI signal onto the signal name that the designer used when creating the IP
- However in order to make the life of the designer much easier, the signal names shown here are recommended when designing a custom AXI slave in VHDL
- Using these signal names will allow the Vivado design tools to automatically detect the signal names during the "create and package IP" step (described later on).

```
-- Ports of Axi Slave Bus Interface S AXI
-- Clock and Reset
s axi aclk
               : in std logic;
s axi aresetn : in std logic;
-- Write Addres Channel
               : in std logic vector(C S AXI ADDR WIDTH-1 downto 0);
s axi awaddr
               : in std logic vector(2 downto 0);
s axi awprot
s axi awvalid : in std logic;
s axi awready : out std logic;
-- Write Data Channel
s axi wdata : in std logic vector(C S AXI DATA WIDTH-1 downto 0);
s axi wstrb : in std logic vector((C S AXI DATA WIDTH/8)-1 downto 0);
s axi wvalid
               : in std logic;
               : out std logic;
s axi wready
-- Write Response Channel
s axi bresp
               : out std logic vector(1 downto 0);
s axi bvalid
              : out std logic;
s axi bready
               : in std logic;
-- Read Address Channel
               : in std logic vector(C S AXI ADDR WIDTH-1 downto 0);
s axi araddr
s axi arvalid : in std logic;
s axi arready : out std logic;
-- Read Data Channel
s axi rdata : out std logic vector(C S AXI DATA WIDTH-1 downto 0);
s axi rresp : out std logic vector(1 downto 0);
s axi rvalid
               : out std logic;
s axi rready
               : in std logic
```

AXI4-Lite Address Decoding

- In previous versions of the Xilinx design flow (where PLB and OPB peripherals were typically used) it was necessary for each IP peripheral connected to the processor to individually decode all transactions that were presented by a master on the bus ("multi-drop"). it was the responsibility of each peripheral to accept or reject each bus transaction depending on the address that was placed on the address bus.
- With AXI4-lite, the interconnect does not use a multi-drop architecture, but uses a scheme where each transaction from the master(s) is specifically routed to a single slave IP depending on the address provided by the master.
- This premise permits a completely different design methodology to be adopted by the creator of a slave IP, in that any transactions which reach the slave's interface ports are already known to be destined for that peripheral.
- The designer merely needs to decode enough of the incoming address bus to determine which
 of the registers in the slave IP should be read or written

My VHDL Code – Address Decoding

```
2 -- lab name: lab custom ip
 3 -- component name: my led ip
 4 -- author: cas
 5 -- version: 1.0
 6 -- description: simple logic to
 8 library ieee;
 9 use ieee.std logic 1164.all;
10
11 entity lab led ip is
12
    generic (
     -- clock and reset
     S AXI ACLK : in std logic;
     S AXI ARESETN : in std logic;
     -- write data channel
     S AXI WDATA : in std logic vector (31 downto 0);
     SLV REG WREN : in std logic;
     -- address channel
     AXI AWADDR : in std logic vector(3 downto 0);
24
     -- my inputs / outputs --
     -- output
             : out std logic vector(led width-1 downto 0)
     LED
     ):
28 end entity lab led ip;
```

```
30 architecture beh of lab_led_ip is
31
32 begin -- architecture beh
33
34 process(S_AXI_ACLK, S_AXI_ARESETN)
35 begin
36 if(S_AXI_ARESETN='0')then
37 LED <= (others=>'0');
38 elsif(rising_edge(S_AXI_ACLK))then
39 if(SLV_REG_WREN='1' and AXI_AWADDR="0000") then
40 LED <= S_AXI_WDATA(led_width-1 downto 0);
41 end if;
42 end if;
43 end process;
44 end architecture beh;

Address Decode & Write Enable
```

AXI4-Lite IP

AXI4-Lite – Implementing Addressable Registers

O Using the address decoding scheme above, it is extremely simple to implement registers in VHDL which can receive data values written by a master on the AXI4-lite interconnect. The following extract of code shows how an individual register can be quickly and easily implemented (in this case mapped to BASEADDR + 0x00, as has been coded in the previous VHDL snippet).

```
manual_mode_control_register_process: process(S_AXI_ACLK)
begin
  if(rising_edge(S_AXI_ACLK)) then
    if (S_AXI_ARESETN = '1') then
       manual_mode_control_register <= (others => '0');
    else
       if(manual_mode_control_register_address_valid = '1') then
       manual_mode_control_register <= S_AXI_WDATA;
       end if;
    end if;
end if;
end process manual_mode_control_register_process;</pre>
```

WriteTransaction

Read Transaction

```
send_data_to_AXI_RDATA: process(local_address, send_read_data_to_AXI,...)
begin
S_AXI_RDATA <= (others => '0');
if(local_address_valid = '1' and send_read_data_to_AXI = '1') then
    case(local_address) is
    when 0 =>
        S_AXI_RDATA <= manual_mode_control_register;
    when 4 =>
        S_AXI_RDATA <= manual_mode_data_register;
    when ...
    ....
    when others => NULL;
end case;
end if;
end process;
```