Scientific Calendar Event
GO TO SCIENTIFIC CALENDAR



  • Europe/Rome
  • English
  • Administration
Description The call for application is now closed.

This school and conference is dedicated to teaching key principles of edge intelligence on FPGA-based heterogeneous devices, focusing on real-time processing near data sources and applications in scientific instrumentation.

Modern scientific instruments require online data acquisition systems capable of real-time, parallel processing to reduce data storage and accelerate analysis. Edge intelligence on reconfigurable FPGA-based platforms combines software flexibility with hardware performance for efficient, responsive operation. Through lectures, hands-on sessions, and research presentations, participants will gain practical experience with edge-based solutions, open-source tools, and heterogeneous hardware platforms. The program equips attendees to design and deploy intelligent instrumentation for advanced scientific applications

Topics: 
  • Introduction to Edge Intelligence
  • FPGA-Based Systems-on-Chip: Architecture and Design Methodology
  • Hardware–Software Co-Design
  • Reconfigurable Instrumentation
  • Fundamentals of Applied Machine Learning
  • Model Optimization and Compression (Quantization, Pruning, Distillation)
  • Heterogeneous Computing
  • Deploying Machine Learning on Heterogeneous Devices

Research abstracts: Applicants are encouraged to submit a brief research abstract on applications of edge intelligence for an oral presentation. A limited number of abstracts will be selected for contributed talks. Please use the ICTP template available for download below.

Grants: A limited number of grants are available to support the attendance of selected participants, with priority given to participants from developing countries. There is no registration fee.

Further information on how to reach the conference venue is available here.

Material

School and Conference on Edge Intelligence for Scientific Instrumentation and Reconfigurable Computing | (smr 4200)
Go to day
  • Monday, 14 September 2026
    • 03:00 - 03:30 Registration and Formalities 
      General Information					
					
- For non-local participants					
Breakfast at the hotel: 7:30 – 8:45					
Transfer from the hotel to the venue: 8:45					
Transfer from the venue to Kopitiam Cengkih (for dinner): 17:45					

- For local participants					
Breakfast at the venue: 8:00					
					
- Bus					
Complementary bus at 3.20pm on 13 September (Hotel check-in time is around 3:00 PM)
    • 03:30 - 11:30
      • 03:30 Welcoming Remarks 10'
        Speaker: RAZAIDI BIN HUSSIN (Universiti Malaysia Perlis)
      • 03:40 Opening Remarks 10'
        Speaker: SAWAL HAMID BIN MD ALI (Universiti Kebangsaan Malaysia)
      • 03:50 Opening Remarks & Introduction to ICTP 15'
        Speaker: CRESPO Maria Liz
        Material: Slides
      • 04:05 Opening Address 10'
        Speaker: LOW Angel (Advanced Semiconductor Academy of Malaysia)
      • 04:15 Presentation of Tokens of Appreciation and Photography Session 15'
      • 04:30 Refreshments and Networking 30'
      • 05:00 Programmable FPGA-Based Systems-on-Chip 45'
        Speaker: SISTERNA Cristian Alejandro (Universidad Nacional de San Juan Instituto de Investigaciones Antisismicas)
        Material: Slides
      • 05:45 Green Intelligence at the Edge: Sustainable Hardware for AI 45'
        Speaker: Mamun Reaz (Islamic University of Technology (IUT))
        Material: Slides
      • 06:30 Lunch Break 1h30'
      • 08:00 Semiconductors and Collaboration: Building Pathways for Innovation and Talent 45'
        Speaker: RAZAIDI BIN HUSSIN (Universiti Malaysia Perlis)
      • 08:45 Bridging Academia, Industry and Research: Building Malaysia’s Edge Intelligence Innovation Pipeline 45'
        Speaker: CHEE Louis (Advanced Semiconductor Academy of Malaysia)
      • 09:30 Tea Break 30'
      • 10:00 AMBER experiment at CERN: A SoC-FPGA Architecture for FriDAQ 45'
        Speaker: GARCIA ORDONEZ Luis Guillermo (ICTP Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
        Material: Slides
      • 10:45 IC Design Education and its Implementation at UniMAP: From Schematic to Silicon 45'
        Speaker: KAMARUDIN Afzan (Universiti Malaysia Perlis)
  • Tuesday, 15 September 2026
    • 03:00 - 11:30
      • 03:00 Multi-Processor System-on-Chip (MPSoC) Architecture 1h30'
        Speaker: SISTERNA Cristian Alejandro (Universidad Nacional de San Juan Instituto de Investigaciones Antisismicas)
        Material: Slides
      • 04:30 Tea Break 30'
      • 05:00 Participant Presentations 1h30'
        Speaker: CRESPO Maria Liz (ICTP)
      • 06:30 Lunch Break 1h30'
      • 08:00 Participant Presentations 1h30'
        Speaker: CRESPO Maria Liz (ICTP)
      • 09:30 Coffee Break 15'
      • 09:45 Participant Presentations 1h45'
        Speaker: CRESPO Maria Liz (ICTP)
  • Wednesday, 16 September 2026
    • 03:00 - 11:30
      • 03:00 MPSoCs & Heterogeneous Computing 45'
        Speaker: SISTERNA Cristian Alejandro (Universidad Nacional de San Juan Instituto de Investigaciones Antisismicas)
        Material: Slides
      • 03:45 Vivado IDE Design Flow - Part I 45'
        Speaker: SISTERNA Cristian Alejandro (Universidad Nacional de San Juan Instituto de Investigaciones Antisismicas)
      • 04:30 Coffee Break 30'
      • 05:00 Vivado IDE Flow - Part II 45'
        Speaker: SISTERNA Cristian Alejandro (Universidad Nacional de San Juan Instituto de Investigaciones Antisismicas)
      • 05:45 HyperFPGA: Heterogeneous Computing on MPSoC-FPGA at ICTP 45'
        Speaker: BALLINA ESCOBAR Maynor Giovanni (ICTP Multidisciplinary Laboratory)
        Material: Slides
      • 06:30 Lunch Break 1h30'
      • 08:00 Introduction to Laboratory Activities 15'
        Speaker: BALLINA ESCOBAR Maynor Giovanni (ICTP Multidisciplinary Laboratory)
        Material: Slides
      • 08:15 Lab 0: User Environment and Access to the HyperFPGA Cluster  15'
        Speaker: BALLINA ESCOBAR Maynor Giovanni (ICTP Multidisciplinary Laboratory)
      • 08:30 Lab 1: Getting Started with MPSoC-FPGA and Comblock 1h0'
        Speaker: Lab Tutors
      • 09:30 Tea Break 15'
      • 09:45 Lab 1 with Tutors 1h45'
        Speaker: Lab Tutors
  • Thursday, 17 September 2026
    • 03:00 - 11:30
      • 03:00 Hardware Description Language: Implementation and Simulation 1h30'
        Speaker: SISTERNA Cristian Alejandro (Universidad Nacional de San Juan Instituto de Investigaciones Antisismicas)
        Material: Slides
      • 04:30 Tea Break 30'
      • 05:00 SoC: A Practical Implementation Overview on Intelligent Neurosystems 45'
        Speaker: SAWAL HAMID BIN MD ALI (Universiti Kebangsaan Malaysia)
      • 05:45 SoC-Based Multimodal Physiological Signal Acquisition for Robotic Rehabilitation 45'
        Speaker: MANNATUNGA Kasun Sameera (University of Moratuwa Department of Electronics & Telecommunication Engineering)
        Material: Slides
      • 06:30 Lunch Break 1h30'
      • 08:00 Guide for Lab 2 - Reconfigurable Instrumentation on MPSoC-FPGA 15'
        Speaker: GARCIA ORDONEZ Luis Guillermo (ICTP Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
        Material: Slides
      • 08:15 Lab 2 with Tutors 1h15'
        Speaker: Lab Tutors
      • 09:30 Coffee Break 15'
      • 09:45 Lab 2 with Tutors 1h45'
        Speaker: Lab Tutors
  • Friday, 18 September 2026
    • 03:00 - 11:30
      • 03:00 Introduction to Machine Learning and Edge AI 45'
        Speaker: MOLINA Romina Soledad (Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
        Material: Slides
      • 03:45 Optimizing the Hardware that executes the AI Model 45'
        Speaker: SRIVASTAVA Geetika (Department of Physics and Electronics Dr. Rammanohar Lohia Avadh University Ayodhya)
        Material: Slides
      • 04:30 Tea Break 30'
      • 05:00 Design Methodology for MPSoC-Based Systems 1h30'
        Speaker: SISTERNA Cristian Alejandro (Universidad Nacional de San Juan Instituto de Investigaciones Antisismicas)
      • 06:30 Lunch Break 1h30'
      • 08:00 Guide for Lab 3 - High-Level Synthesis (HLS) for Heterogeneous Computing 15'
        Speaker: BALLINA ESCOBAR Maynor Giovanni (ICTP Multidisciplinary Laboratory)
        Material: Slides
      • 08:15 Lab 3 with Tutors 1h15'
        Speaker: Lab Tutors
      • 09:30 Coffee Break 15'
      • 09:45 Lab 3 with Tutors 1h45'
        Speaker: Lab Tutors
  • Monday, 21 September 2026
    • 03:00 - 11:30
      • 03:00 High-Level Synthesis (HLS) 1h30'
        Speaker: Fernando Rincon (University of Castilla-La Mancha Departamento de Tecnologias y Sistemas de la Informacion)
        Material: Slides
      • 04:30 Tea Break 30'
      • 05:00 Fundamentals of Applied Machine Learning 1h0'
        Speaker: Romina Molina (Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
        Material: Slides
      • 06:00 Guide for Lab 4 - Training and Compression of Machine Learning Models 30'
        Speaker: Romina Molina (Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
      • 06:30 Lunch Break 1h30'
      • 08:00 Lab 4.1: Integrating Machine Learning Models with HLS4ML for Hardware Synthesis 45'
        Speaker: Lab Tutors
      • 08:45 Model Optimization and Compression Techniques 45'
        Speaker: Romina Molina (Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
        Material: Slides
      • 09:30 Tea Break 15'
      • 09:45 Lab 4.2: Applying Model Compression Techniques 1h45'
        Speaker: Lab Tutors
  • Tuesday, 22 September 2026
    • 03:00 - 15:00
      • 03:00 The Open Standard RISC-V Architecture 1h30'
        Speaker: Fernando Rincon (University of Castilla-La Mancha Departamento de Tecnologias y Sistemas de la Informacion)
        Material: Slides
      • 04:30 Tea Break 30'
      • 05:00 Machine Learning Model Deployment on MPSoC-FPGA 1h0'
        Speaker: Romina Molina (Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
        Material: Slides
      • 06:00 Guide for Lab 5: End-to-End Workflow for Deploying Machine Learning Models on MPSoC-FPGA 30'
        Speaker: Romina Molina (Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
      • 06:30 Lunch Break 1h30'
      • 08:00 Lab 5.1: Integrating Machine Learning Models with HLS4ML for Hardware Synthesis 1h30'
        Speaker: Lab Tutors
      • 09:30 Tea Break 15'
      • 09:45 Lab 5.2: Deploying Machine Learning Models on MPSoC-FPGA 1h45'
        Speaker: Lab Tutors
      • 12:30 Gala Dinner at Kopitiam Cengkih 2h30'
  • Wednesday, 23 September 2026
    • 03:00 - 11:30
      • 03:00 Direct Memory Access (DMA): Concepts and Techniques 1h30'
        Speaker: Cristian Sisterna (Universidad Nacional de San Juan Instituto de Investigaciones Antisismicas)
        Material: Slides
      • 04:30 Tea Break 30'
      • 05:00 FPGAs for Real-Time Quantum Error Correction 1h0'
        Speaker: Werner FLORIAN SAMAYOA (RIKEN Center for Computational Science (R-CCS))
        Material: Slides
      • 06:00 Introduction to the Final Project on Edge AI 30'
        Speaker: Romina Molina (Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
      • 06:30 Lunch Break 1h30'
      • 08:00 Final Project with Tutors 1h30'
        Speaker: Lab Tutors
      • 09:30 Tea Break 15'
      • 09:45 Final Project with Tutors 1h45'
        Speaker: Lab Tutors
  • Thursday, 24 September 2026
    • 03:00 - 10:00
      • 03:00 Final Project with Tutors 1h30'
        Speaker: Lab Tutors
      • 04:30 Tea Break 30'
      • 05:00 Final Project with Tutors 1h30'
        Speaker: Lab Tutors
      • 06:30 Lunch Break 1h30'
      • 08:00 The ICTP-IAEA MA-XRF Scanner 45'
        Speaker: Luis Garcia (ICTP Multidisciplinary Laboratory (MLAB) Science, Technology, and Innovation (STI) Unit)
      • 08:45 ICTP Programmes 15'
        Speaker: Maria Liz Crespo (ICTP)
      • 09:00 Distribution of Certificates and Closing Remarks 30'
        Speaker: Maria Liz Crespo, Razaidi Hussin, Sawal Hamid Ali
      • 09:30 Refreshments and Networking 20'
GO TO SCIENTIFIC CALENDAR