Advanced Workshop on FPGA-based Systems-On-Chip for Scientific Instrumentation and Reconfigurable Computing

Vivado Design Flow for SoC

Cristian Sisterna Universidad Nacional de San Juan Argentina

ICTP

Why Vivado Design Suite?

Larger FPGAs lead to more difficult design issues

- Users integrating more functionality into the FPGA
 - Use of multiple hard logic objects (block RAMs, GTs, DSP slices, and microprocessors, for example)
- I/O and clock planning critical to FPGA performance
- Higher routing and utilization density
- Complex timing constraints with designs that have multiple clock domains
 - FPGA designs are now looking like ASIC platform designs
 - Assembled from IP cores—commercial or developed in-house
 - Maintaining place and route solutions is very important (this is resolved with the use of partitions)
 - Bottom-up design methodology
 - Team design flows becoming a necessity

Vivado Design Suite provides solution to all of the above

Vivado IDE Solution

Interactive design and analysis

• Timing analysis, connectivity, resource utilization, timing constraint analysis

RTL development and analysis

- Elaboration of HDL
- Hierarchical exploration
- Schematic generation

XSIM simulator integration

Synthesis, implementation and simulation in one package

I/O pin planning

Interactive rule-based I/O assignment



Hierarchical Design Analysis and Implementation Environment

Embedded System Design – Vivado Flow



Typical vs Vivado Design Flow



Vivado Flow Practical Steps





😣 🗊 🛛 New Project

Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add

+ |-| + | + |

Use Add Files, Add Directories or Create File buttons below

Ac	ld Files	A <u>d</u> d Directo	ries <u>C</u> re	eate File	
Scan and add	RTL <u>i</u> nclude	files into projec	t		
✓ Copy sources ✓ Add sources fill	into project rom subdire	ctories			
Target language	VHDL	✓ Simulate	or language:	Mixed 🚿	/
?	< <u>B</u>	ck <u>N</u> ex	t >	inish	Cancel

😣 🗊 🛛 New Project

Add Constraints (optional) Specify or create constraint files for physical and timing constraints.





Part Boards			
Reservitori Vendor: All 🗸 Name: All		✓ Board Rev:	Late
Search: Q-	*		
Display Name	Preview	Vendor	F
ZedBoard Zynq Evaluation and Developme Add Daughter Card Connections	nt Kit	em.avnet.com	ı
	The second se	PSA	

<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Re	p <u>o</u> rts <u>W</u> indow Layout <u>V</u> iew <u>H</u> elp Q + Quick Access	Menu Bar	1	Projec	t Stat	us Bar	Ready
	🕨 🕸 🗵 🗶 🖉 🗶 🖊 Main Tooll	bar 2		•		1	🔛 Default Layout 🛛 🗸
Flow Navigator	PROJECT MANAGER - lab_hello_world					9	? ×
✓ PROJECT MANAGER	Sources ? _ □ Ľ X	Project Summary					2 D C X
Settings							
Add Sources		Settings Edit					
Language Templates	> Constraints	Project name:	lab_hello_world				
부 IP Catalog	✓	Project location:	/projects/lab_hello_world				
	🚍 sim_l	Product family:	Zynq-7000				
✓ IP INTEGRATOR		Project part:	ZedBoard Zynq Evaluation	and Developmer	nt Kit (xc7z0200	lg484-1)	
Create Block Design		Top module name:	Not defined				
Open Block Design		Target language:	VHDL	14/2	nkana		
Generate Block Design	Hierarchy Libraries Compile Order	Simulator language:	Mixed	VV C	orkspa		
	Properties ? _ 🗆 🗹 🗙	Board Part					
Run Simulation	← ⇒ ☆	Display name:	ZedBoard Zynq Evaluation ar	nd Development	Kit		
		Board part name:	em.avnet.com:zed:part0:1.4				
✓ RTL ANALYSIS		Connectors:	No connections				
> Open Elaborated Design		Repository path:	/opt/Xilinx/Vivado/2018.2/data	a/boards/board_f	iles		
	Select an object to see properties	URL:	http://www.zedboard.org		1Gb		Constructions of the second se
	Project Manager 🙃	Board overview:	ZedBoard Zynd Evaluation ar	nd Development	KIT		Tribering of RPPA cell shad that
Open Synthesized Design		changes					~
> open synthesized besign							
	Tcl Console Messages Log Reports Design Ru	uns ×					? _ 🗆 🖸
Run Implementation	Q, 素 ≑ I4 ≪ ▶ ≫ + %						
> Open Implemented Design	Name Constraints Status WNS TNS	WHS THS TPWS Tota	al Power Failed Routes LUT	FF BRAMs	URAM DSP	Start Elapsed	Run Strategy
	∨ ▷ synth_1 constrs_1 Not started Not started						Vivado Synthesis Defaults (Vivado
✓ PROGRAM AND DEBUG	▷ Impi_1 constrs_1 Not started						vivado implementation Defaults (V
👫 Generate Bitstream							
> Open Hardware Mana							
		Me	ssage & Resul	ts 7			
Flow Naviaator							
							>

Project Navigator Main Components

- 1. Menu Bar: Vivado IDE commands
- 2. Main Toolbar: Access to the most commonly used Vivado IDE commands
- **3.** Workspace: area for schematic panel, device panel, package panel, text editor panel.
- 4. Project Status Bar: displays the status of the currently active design
- **5. Flow Navigator**: provide easy access to the tools and commands necessary to guide the design from start to finish.
- **6. Project Manager Pane**: by default displays information related to design data and sources, such as Property Window, Netlist Window, and Source Window
- 7. Project Status Bar: displays information about menu bar and toolbar commands; task progresses
- **8. Results Window Area**: there are a set of windows, such as Messages, showing message for each process, Tcl Console, Tcl commands of each activity, Reports, reports generated throughout the design flow, Desing Runs, display the different run for the current project

Create a Block design



Adding IP Modules to the Design Canvas



Adding More IPs



PS Customization Options



PS-PL Configuration Options

× 🗈	Re-customize I	Ρ

ZYNQ7 Processing System (5.5)

🚯 Documentation 🔅 Presets 📄 IP Location 🌣 Import XPS Settings

Page Navigator	PS-PL Configuration		Summary Report
Zynq Block Design	← Q ≚ ≑		
PS-PL Configuration	<u>S</u> earch: Q _₹		
Parinharal I/O Bina	Name	Select	Description
Peripheral I/O Pins	> General		
MIO Configuration	 AXI Non Secure Enablement 	0 🗸	Enable AXI Non Secure Transaction
	 GP Master AXI Interface 		n
Clock Configuration	> M AXI GP0 interface	\checkmark	Enables General purpose AXI master interface 0
DDR Configuration	> M AXI GP1 interface		Enables General purpose AXI master interface 1
	> GP Slave AXI Interface		
SMC Timing Calculati	> HP Slave AXI Interface		
nterrupts	> ACP Slave AXI Interface		
	> DMA Controller		
	> PS-PL Cross Trigger interface		Enables PL cross trigger signals to PS and vice-versa

MIO and EMIO Configuration

👂 🗊 Re-customize IP

ZYNQ7 Processing System (5.5)

🚯 Documentation 🔅 Presets 📄 IP Location 🔅 Import XPS Settings

Page Navigator	Peripheral I/O F	Pins															Sun	nmar	y Repor	t
Zynq Block Design	← Q ¥ \$	•																		
PS-PL Configuration	Search: Q.																			
Peripheral I/O Pins																				
MIQ Configuration	Peripherals	34 35	36	37	38 39	40	41	42 43	44	45	46	47	48	49	50	51	52	53	EMIO	П
ino comgaration	> UART 0	UARTO			UART0			UART0			UA	RTO			UAF	RTO			EMIO	^
Clock Configuration	> 🗹 UART 1		UA	RT1		UA	RT1		UA	RTI			UAF	RTI			UA	RT1	EMIO	П
DDR Configuration	□ I2C 0	1200			12C0			12C0			12	C0			120	:0			EMIO	Π
SMC Timing Calculati	✓ I2C 1		12	C1		12	C1		120	21			120	:1			12	C1	EMIO	
late an esta	> CAN 0	CANO			CAN0			CAN0			CA	4N0			CA	N0			EMIO	Τ
interrupts	> 🗌 CAN 1		CA	NI		C/	N1		СА	Nl			CA	NI			CA	NI	EMIO	
	🗌 ТТСО							πсο											EMIO	~
	П ттс1	<																	>	

OK Cancel

Running Block Automation



Run Connection Automation



Connecting IPs – Making Connections With the Tool

Run Connection Automation

Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.

Q 素 ♦	Description	
 All Automation (5 out of 5 selection) 	Connect Slave interface (/axi_quad_spi_0/A) Master address space. Options	(I_LITE) to a selected
✓ ⊕ S_AXI ✓ ☑ ≢ axi_quad_spi_0	Master	/processing_system7_0/
✓ AXILITE	Bridge IP	New AXI Interconnect
	Clock source for driving Interconnect IP	Auto
	Clock source for Master interface	Auto
	Clock source for Slave interface	Auto
>	<	
\mathbf{O}		OK Cance

Connecting IPs – Making Connections With the Tool



Connecting IPs – Making Connections Manually



Options for External Connections





DRC (Desing Rule Check) Design Validation





DRC – Design Validation



Address Map

Diagram × Address E	ditor ×				
Q 素 ♦ ₪					
Cell	Slave Interface	Base Name	Offset Address	Range	High Address
v # processing_system7_	0				
🗸 🔣 Data (32 address b	oits : 0x40000000	[1G])			
🚥 axi_quad_spi_0	AXI_LITE	Reg	0x41E0_0000	64K 👻	0x41E0_FFFF
🚥 axi_bram_ctrl_0	S_AXI	Mem0	0x4000_0000	8K 👻	0x4000_1FFF

Generating Output Products

BLOCK DESIGN - lab hw * So 🗙 Desig Signa Boa 🛛 ? 💶 🖸 × Address Editor Diagram \times × » Θ :: N 🗘 🔍 -۵ + 1 ? 0 ⊕, Q Design Sources (1) $\sim \square$ Source Node Properties... Ctrl+E **-**Open File Alt+0 Constraints > 📄 Create HDL Wrapper... Simulation Sources (1) $\sim \square$ View Instantiation Template > 📄 sim 1 (1) Senerate Output Products... Reset Output Products... Hierarchy IP Sources Replace File...

Generate Output	Products
	•
Preview	
Q ¥ €	
✓ ▲■ lab_hw.bd (000)	per IP)
Synthesis	
Simulation	
Synthesis Options	
Out of context per	IP
 Out of context per 	<u>B</u> lock Design
Run Settings	
On local host:	Number of jobs: 8 🗸 🗸
○ On <u>r</u> emote hosts	Configure <u>H</u> osts
O U <u>s</u> e LSF:	Con <u>f</u> igure LSF

Creating an HDL Wrapper

BLOCK DESIGN - lab_hw



Project Data and Directories

All project data is stored in a *project_name* directory containing the following directories

- *project_name.xpr* file: Object that is selected to open a project (Vivado IDE project file)
- *project_name.runs* directory: Contains all run data
- project_name.srcs directory: Contains all imported local HDL source files, netlists, and XDC files
- project_name.data directory: Stores floorplan and netlist data

Journal and Log Files

Journal file (vivado.jou)

Contains just the Tcl commands executed by the Vivado IDE

Log file (vivado.log)

 Contains all messages produced by the Vivado IDE, including Tcl commands and results, info, warning, error messages, etc.

Location

- Linux: directory where the Vivado IDE is invoked
- Windows via icon: %APPDATA%\Xilinx\Vivado or C:\Users\<user_name>\AppData\Roaming\Xilinx\Vivado
- Windows via command line: directory where the Vivado IDE is invoked
- From the GUI
 - Select File > Open Log File
 - Select File > Open Journal File

Vivado Visualization Features

Visualize and debug a design at any flow stage

Cross-probing between netlist/schematic/RTL



Gain Faster Timing Closure

• Analyze multiple implementation results

- Highlight failing timing paths from post-route timing
- Quickly identify and constrain critical logic path

•Connectivity display

I/Os, net bundles, clock domains

OHierarchical floorplanning

• Guide *place & route* toward better results

OUtilization estimates

All resource types shown for each Pblock Clocks or carry chains





Tool Command Line (.tcl) Features

Tcl Console enables the designer to actively query the design netlist

- Full Tcl scripting support in two design flows
 - Project-based design flow provides easy project management by the Vivado IDE
 - Non-project batch design flow enables entire flow to be executed in memory
- Journal and log files can be used for script construction

Vivado Design Suite Elaboration Process

Embedded System Design – Vivado Flow


Elaboration

• Elaboration is the RTL optimization to an FPGA technology

- Vivado IDE allows designers to import and manage RTL sources
 Verilog, System Verilog, VHDL, NGC, or testbenches
- Create and modify sources with the RTL Editor
 - Cross-selection between all the views
- Sources view
 - Hierarchy view: Display the modules in the design by hierarchy
 - Libraries view: Display sources by category

Vivado Design Suite Synthesis Process

Embedded System Design – Vivado Flow



Vivado IDE Synthesis

• Applicable only for RTL (HDL) design flows

• EDIF is black boxed and linked after synthesis

• Synthesis tool uses XDC constraints to drive synthesis optimization

- Design must first be synthesized without timing constraints for constraints editor usage
- XDC file must exist

Synthesis settings provide access to additional options

Logic Optimization and Mapping to Device Primitives

Synthesis of an RTL design not only optimizes the gate-level design but also maps the netlist to Xilinx primitives (sometimes called technology mapping)



Synthesized Design

Accessed through the Flow Navigator by selecting Open Synthesized Design

Representation of the design after synthesis

- Interconnected netlist of hierarchical and basic elements (BELs)
 - Instances of modules/entities
 - Basic elements
 - LUTs, flip-flops, carry chain elements, wide MUXes
 - Block RAMs, DSP cells
 - Clocking elements (BUFG, BUFR, MMCM, ...)
 - I/O elements (IBUF, OBUF, I/O flip-flops)

Object names are the same as names in the elaborated netlist when possible

Vivado Design Suite Implementacion Process

Embedded System Design – Vivado Flow



Vivado Implementation Sub-Processes

Vivado Design Suite Implementation process transform a logical netlist (generated by the synthesis tool) into a placed and routed design ready for bitstream generation

- Opt design
 - Optimizes the logical design to make it easier to fit onto the target FPGA
- Place design
 - Places the design onto the FPGA's logic cells
- Route design
 - Routing of connections between the FPGA's cells

Using Design Constraints for Guiding Implementation

There are two types of design constraints, *physical constraints* and *timing constraints*.

Physical Constraints: define a relationship between logic design objects and device resources

- Package pin placement
- Absolute or relative placement of cells:
 - Block RAM
 - DSP
 - LUTs
 - Filp-Flops
- Floorplanning constraints that assign cells to general regions of an FPGA

Timing Constraints: define the frequency requirements for the design. Without timing constraints, Vivado Design Suite optimizes the design solely for wire length and routing congestion and makes no effort to asses or improve design performance

After Implementation

- Sources and Netlist tabs do not change
- Now as each resources is selected, it will show the exact placement of the resource on the die
- Timing results have to be generated with the Report Timing Summary
- As each path is selected, the placement of the logic and its connections is shown in the Device view
- This is the cross-probing feature that helps with static timing analysis

Implementation

- 🚳 Implementation Settings
- Run Implementation
- Implemented Design
 - 🖀 Edit Timing Constraints
 - 🥔 Report Timing Summary
 - ➡ Report Clock Networks
 - 🛃 Report Clock Interaction
 - 📀 Report DRC
 - 🜆 Report Noise
 - 📓 Report Utilization
 - 🗊 Report Power

Implementation Out-of-Date Message





Software Development Kit (SDK)

Embedded System Design – Vivado-SDK Flow



Embedded System Design – Vivado-SDK Flow



Embedded System Tools: Software

Eclipse IDE-based Software Development Kit (SDK)

- Board support package creation : LibGen
- GNU software development tools
- C/C++ compiler for the ARM Cortex-A9 processor (gcc)
- Debugger for the ARM Cortex-A9 processor (gdb)

Board support packages (BSPs)

- Stand-alone BSP
 - Free basic device drivers and utilities from Xilinx
 - NOT an RTOS

SDK Workbench Views

C/C++ project outline displays the elements of a project with file decorators (icons) for easy identification

- C/C++ editor for integrated software creation
- Code outline displays elements of the software file under development with file decorators (icons) for easy identification

 Problems, Console, Properties views
 list output information associated with the software development flow



Software Management Settings

Software is managed in three major areas

- Compiler/Linker Options
 - Application program

X	Settings				
 Resource Builders C/C++ Build Build Variables 	Configuration: Debug [Active]			
Environment	Settings Devices	🎤 Build Steps 🛛 🙅 Build Artifact 🛛 🗟 Binary Parsers			
Environment Logging Settings Tool Chain Editor ► C/C++ General Project References Run/Debug Settings	 ARM v7 gcc assembler General ARM v7 gcc compiler Symbols Warnings Optimization Debugging Profiling Directories Miscellaneous Inferred Options Software Platform Processor Options ARM v7 gcc linker 	Command: arm-none-eabi-gcc All options: Image: Command line pattern: S{COMMAND} -c \${FLAGS} \${OUTPUT_1}			

Software Management Settings

Software is managed in three major areas

Software Platform Settings

• Board support package



Software Management Settings

Software is managed in three major areas

Software Platform Settings

Board support package

Generate a linker script

Generate linker script

Control your application's memory map.

Output Settings Project: lab_gpio_inout_sdk Output Script: p_out.sdk/lab_gpio_inout_sdk/src/lscript.ld Modify project build settings as follows: Set generated script on all project build configurat ‡

Memory Base Address Size ps7_ddr_0 0x00100000 511 MB ps7_ram_0 0x00000000 192 KB ps7_ram_1 0xFFFF0000 ~63.5 KB



Place Code Sections in:	ps7_ddr_0	~
Place Data Sections in:	ps7_ddr_0	•
Place Heap and Stack in:	ps7_ddr_0	•
Heap Size:	1 KB	
Stack Size:	1 КВ	

Fixed Section Assignments

?

Cancel

Generate

Integrated Xilinx Tools in the SDK

Xilinx additions to the Eclipse IDE

- BSP Settings
- Software Repositories
- Generate Linker Script
- Program the programmable logic
 - Bitstream must be available
- Create Zynq Boot Image
- Program Flash Memory
- Launch XMD Console
- Launch Shell
- Configure JTAG Settings
- SysGen Co-Debug Settings

Run	Xilinx	Window	Help
Ş	Gen Boa	ierate link ird Suppo	er script rt Package Settings
mss pon	Rep Pro Dur Pro	gram FPG np/Restor gram Flas	A re Data File h
Insta = 7;	Lau XSC Con Cre	nch Shell T Console ifigure QE ate Boot I	e EMU Settings mage

Apendix

Vivado Design Suite Basic Static Timing Constraints

Basic Timing Constraints

There are three basic timing constraints applicable to a sequential machine

- Period
 - Paths between synchronous elements clocked by the reference clock net
 - Synchronous elements include flip-flops, latches, synchronous RAM, and DSP slices
 - Use create_clock to create the constraint
- Input Delay
 - Paths between input pin and synchronous elements
 - Use set_input_delay to create the constraint
- Output delay
 - Paths between synchronous elements and output pin
 - Use set_output_delay to create the constraint

Timing Paths Example



Creating Basic Timing Constraints in Vivado IDE

- **1**. Run Synthesis
- 2. Open the synthesized design
- 3. Invoke constraints editor



Clock Constraint Setting

Primary Clocks Primary clocks usually enter the design though input ports. Specify the period and optionally a name and waveform (rising and falling edge times) to describe the duty cycle if not 50%. More info	Timing Constraints Wizard
Recommended Constraints Object Name Frequency (MHz) Period (ns) Rise At (ns) Fall At (ns) Jitter (ns) Jitter (ns) Jitter (ns) Image: Constraints for Pulse Width Check Only Constraints for Pulse Width Check Only Object Name Frequency (MHz) Period Object Name Frequency (MHz) Period Object Name Frequency (MHz) Period Image: Constraints for Pulse Width Check Only Image: Constraints for Pulse Width Check Only Constraints for Pulse Width Check Only Image: Constraints for Pulse Width	Primary Clocks Primary clocks usually enter the design though input ports. Specify the period and optionally a name and waveform (rising and falling edge times) to describe the duty cycle if not 50%. More info Recommended Constraint Image: Object Image: Object <td< th=""></td<>
	Reference Skip to Finish >> Cancel

Clock Constraint Setting

Timing Constraints	Wizard					×			
rimary Clocks									
Primary clocks usual	ly enter the design thou	igh input ports	Specify the pe	riod and optiona	ally a name and				
waveform (rising an	d falling edge times) to a	describe the du	ity cycle if not 5	0%. <u>More info</u>					
ecommended Constrai	nts								
Q Object	Name Fred		Period (ps)	Dise At (ps)	Fall At (pc)	litter (pc)			
		100.000	10,000	CISE At (IIS)	5 000	Jitter (HS)			
	CIN	100.000	10.000	0.000	5.000				
onstraints for Pulse Wi	dth Check Only								
Q Object		Name			Frequency (MHz) Period (ns)			
						,			
; (I	11							
🛃 Tcl Comman	d Preview (1) 🛛 🤷 E	xisting Create	Clock Constraint	rs (0)					
🔍 🝰 create_dock -p	eriod 10.000 -name clk	-waveform {0.	000 5.000} [get	_ports {clk}]					
							ve)		
							Project Summary 🗙 🛞 Device 🗙	🕍 Schematic 🗙 🏾 🕍 Schematic (2) 🗙 🕍 Schematic (3)
Reference			Back Ne	vt > Skin	to Finish >>	Cancel	E:/Projects_FPGA/Proyecto_Clevis/Con	trolador_X/project_1/project_1.srcs	/constrs_1/new/t.xdc
Tererence						Connect	1 create_clock -period 10.00	00 -name clk -waveform {0	.000 5.000} [get_
				VI	a controlador	- Behavio	2		
				E- Cor	nstraints (1) constrs 1 (1)				
						t)			
				🗄 🖓 🧰 Sim	ulation Sources ((1)			
				•	III				

Clock Network Report



Clock Network Report and Visualization



Clocking Resources: MMCM and PLL

Up to 24 CMTs per device

One MMCM and one PLL per CMT

Two software primitives (instantiation)

• *_BASE has only the basic ports

*_ADV provides access to all ports

PLL is primarily intended for use with the I/O phas for high-speed memory controllers

The MMCM is the primary clock resource for user



Inference

Clock networks are represented by nets in your RTL design

- The mapping of an RTL net to a clock network is managed by using the appropriate clock buffer to generate that net
- Certain resources can be inferred
- A primary input net (with or without an IBUF instantiated) will be mapped to a global clock if it drives the clock inputs of clocked resources
 - The BUFG will be inferred
- BUFH drivers will be inferred whenever a global clock (driven by a BUFG) is required in a clock region
 - BUFHs for each region required will be inferred

BUFIO, BUFR, and BUFMR cannot be inferred

 Instantiating these buffers tells the tools that you want to use the corresponding clock networks

PLLs and MMCMs cannot be inferred

Instantiation

All clocking resources can be directly instantiated in your RTL code

- Simulation models exist for all resources
- Refer to the Library Guide for HDL Designs
- Use the Language Templates (
) tab

PLLs and MMCMs have many inputs and outputs, as well as many attributes

- Optimal dividers for obtaining the desired characteristics may be hard to derive
- The Clocking Wizard via the IP Catalog
 - Only *_ADV available

Invoking Clocking Wizard

Click on the IP Catalog

Expand FPGA Features and Design > Clocking

Double-click on Clocking Wizard

The Clocking Wizard walks you through the generation of complete clocking subsystems

A 1			
Name	AXI4	Status	License
🗄 🗁 Automotive & Industrial			
🗄 🗁 AXI Infrastructure			
🕂 🗁 BaseIP			
🕀 🗁 Basic Elements			
🗄 🗁 Communication & Networking			
🕂 🗁 Debug & Verification			
🗄 🗁 Digital Signal Processing			
🗄 🗁 Embedded Processing			
🖃 🗁 FPGA Features and Design			
🖨 🗁 Clocking			
Clocking Wizard		Production	Included
🗄 🗀 IO Interfaces			
🕀 🗁 Soft Error Mitigation			
🗄 🗁 XADC			
🖶 🗁 Math Functions			
🗄 🗁 Memories & Storage Elements			
🖶 🗁 Standard Bus Interfaces			
🗄 🗁 Video & Image Processing			

The Clocking Wizard: Clocking Options

Select Primitives to be used

- MMCME2_ADV
- PLLE2_ADV
- Specify the primary input frequency and source type
- Optionally, select and specify secondary input

Select clocking features

- Frequency synthesis
- Phase alignment
- Dynamic phase shift

np	onent Name clk_wi	z_0								
/	Clocking Options	Output Clocks	MMCM Settings	Port Renaming	Summary					
P	rimitive									
	MMCME2 ADV	PLLE2 ADV								
~	lacking Fasturas			litter Onti	mizztion					
C	locking Features			Jitter Opt	mization					
	Frequency Synth	iesis 📃 Spre	ad Spectrum	Bal	Balanced					
	V Phase Alignmen	t 📃 Minin	nize Power	O Min	Minimize Output Jitter					
	Dynamic Phase :	Shift 📃 Dyna	mic Reconfiguratio	on Ma	amize input sitter in	tering				
	Safe Clock Start	up								
		·								
Ir	put Clock Informatio	n								
Γ	Input Clock	Input Frequ	ency(MHz)		Jitter Options	Input Jitte	r	Source		
	Primary	100.000	8	10.000 - 800.000	UI	▼ 0.010	0	Single ended clock capable pin		
	Secondary	100.000		50.000 - 200.000		0.010		Single ended clock capable pin		
H										

•
The Clocking Wizard: Output Clocks

- Select the desired number of output clocks
- Set the desired output frequencies
- Select optional ports

Customize IP									X
Clocking Wizard (5.0)									2
f Documentation 🚞 IP Location 🗔 Switch	to Defaults								
IP Symbol Resource	Component Name	clk_core							8
Show disabled ports	Clocking Optio	ons Output Clock	MMCM Settings Port Re	naming Summary					
The phase is calculated relative to the active input clock.									
	Output Clock	Output Freq (M	IHz)	Phase (degrees)		Duty Cycle (%)		Drives	Use
		Requested	Actual	Requested	Actual	Requested	Actual		Fine PS
	clk_out1	100.000	≥ 100.000	0.000	3 0.000	50.000	3 50.0	BUFG	▼
	Clk_out2	100.000	◎ 100.000	0.000	3 0.000	50.000	3 50.0	BUFG	▼
	clk_out3	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	•
	clk_out4	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	-
	clk_out5	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	-
	clk_out6	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	▼
	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	-
-clk_in1 clk_out1 - reset clk_out2 -	USE CLOCK	SEQUENCING Sequence Num 1 1 1 1	mber Olocking Feed	back natic Control On-Chip natic Control Off-Chip Controlled On-Chip	Signaling	e-ended ential			
	clk_out4	1	User-(Controlled Off-Chip					
	clk_out6	1							
	clk_out7	1							
4	Enable Optiona	Inputs / Outputs	input_clk_stopped	eset Type Active High Active Low					
									OK Cancel

The Clocking Wizard: Port Renaming

Change input/output port names

Change optional port names

Clocking Option	ons Output Cloc	ks MMCM Settir	ngs Port Re	enaming Summ	ary
Input Clock					
Input Clock	Port Name	Freq (MHz)	Input Jitte	er (UI)	
Primary	clk_in1	100.000	0.010		
Output Clock VCO Freq = 10	000.000 MHz				
Output Clock	c Port Name	Output Free	q (MHz)	Phase (degrees) Duty Cycle (%)
clk_out1	clk_out1	100.000		0.000	50.0
clk_out2	clk_out2	100.000		0.000	50.0
Optional Port N	ames				
Other Pins	Port Name				
reset	reset				
locked	locked				

The Clocking Wizard: Summary

Shows the input, output frequencies

Other attributes depending on the selections made

Clocking Options	Output Clocks	MMCM Settings	Port Renamino	Summary
Attribute		h	/alue	
Input Clock (MHz)		1	100.000	
Phase Shift		1	lone	
Divide Counter		1	L	
Mult Counter		1	10.000	
CLKOUT0 Divider		1	10.000	
CLKOUT1 Divider		1	10	
CLKOUT2 Divider		c	DFF	
CLKOUT3 Divider		c	DFF	
CLKOUT4 Divider		(DFF	
CLKOUT5 Divider		c	DFF	
CLKOUT6 Divider		c	DFF	

The Resource tab on the left provides summary of type and number of resources used



Reset and Clock Topology

Enabling Clock for PL



ZYNO7 Proces	sing	Syste	em (5.5)					
	-							
Documentation 🌾	Prese	ts 📋 II	2 Location 🏨 Import X	PS Settings				
Page Navigator 🤍	Cloc	k Config	guration					Summary Re
Zynq Block Design		Basic Cl	ocking Advanced Cloc	king				
PS-PL Configuration	4	Input Fr	equency (MHz) 33.333	333 💿	CPU CI	ock Ratio 6:2:1	•	
Peripheral I/O Pins		<u>S</u> earch	: Q.]			
MIO Configuration	\$	Compor	ient	Clock Source	2	Requested Frequen	Actual Frequency(M	Range(MHz)
Clock Configuration	B	⊕ Proc	cessor/Memory Clocks					
ciect comigatori	-	🕂 · IO F	Peripheral Clocks					
DDR Configuration		🚊 - PL F	abric Clocks					
			FCLK_CLK0	IO PLL	•	50 🛛	50.000000	0.100000:250.000000
SMC Timing Calculatio			FCLK_CLK1	IO PLL		50	50.000000	0.100000:250.000000
Interrupts			FCLK_CLK2	IO PLL		50	50.000000	0.100000:250.000000
		[FCLK_CLK3	IO PLL		50	50.000000	0.100000:250.000000
		+ Sys	tem Debug Clocks					
		<u> </u> . Time	ers					
		•						

ZYNQ7 Processing System (5.5)

5



SDK Compilers

GNU Tools: GCC

GCC translates C source code into assembly language

GCC also functions as the user interface, passing options to GNU assembler and to the GNU linker, calling the assembler and the linker with the appropriate parameters

Supported cross-compilers

ARM processor compiler

- GNU GCC (arm-xilinx-eabi-gcc)
- GNU Linux GCC (arm-xilinx-linux-eabi-gcc)



GNU Tools: AS

Input: assembly language files

• File extension: .s

Output: object code

• File extension: .o

Contains

- Assembled piece of code
- Constant data
- External references
- Debugging information

Typically, the compiler automatically calls the assembler Use the -Wa switch if the source files are assembly only and use gcc



GNU Tools: Linker (LD)

Inputs

- Several object files
- Archived object files (library)
- Linker script (*.ld)

Outputs

- Executable image (ELF)
- Map file



Timing Reports

Report Timing Summary

✓ Synthesis Image: Synthesis Settings Image: Run Synthesis Image: Synthesized Design Image: Edit Timing Constraints Image: Report Timing Summary Image: Report Clock Networks

Tcl command: report_timing_summary

report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1

Vivado IDE

Options tab

• Maximum number of paths

Advanced tab • Write to a file

Timer Settings

- Interconnect delay can be igno
- Flight delays can be disabled

_	Options Advanced Timer Settings	~
Pir √	ns Show input pins in path	
-il	Output Write results to file: Overwrite Append	
Mi	scellaneous Janore command errors (quiet mode)	
	Suspend message limits during command execution Options Advanced Timer Settings	
	Interconnect: estimated • Speed grade: -1 (default) •	
	Multi-Corner Configuration	
	Slow min_max	
	Fast min_max	
	Disable flight delays	

🚴 Report Timing Summary	X
Generate a timing summary to understand if the design met timing.	
Results name: timing_1 Options Advanced Timer Settings Report Path delay type: max	8
Report unconstrained paths	
Path Limits Maximum number of paths per clock or path group: 10 Maximum number of worst paths per endpoint: 1	
Path Display Display paths with slack less than: Use default (1e+30) Significant digits: 3	

Report Timing Summary

Design Timing Summary

 WNS, TNS, total number of endpoints are of interest

Clock Summary

• Primary and derived clocks

Check Timing

 Number of unconstrained internal endpoints

·	Timer Settings
· · · 🕒	Design Timing Summary
···· 占	Clock Summary (3)
🕀 🕞	Check Timing (45)
÷-	Intra-Clock Paths
🕂 🕞	Inter-Clock Paths
🕀 🕞	Path Groups
···· 🕒	User Ignored Paths
i P	Timer Settings
	Decign Timing Summary
	Cleak Cummany (2)
	Clock Summary (3)
<u>+</u>	Check Timing (45)
H-@	Intra-Clock Paths
🕂 · 🔁	Inter-Clock Paths
🕀 🕞	Path Groups
🕒	User Ignored Paths
	Timer Settings
	Design Timing Summary
	Clock Summary (3)
	Check Timing (45)
÷	Intra-Clock Paths
÷	Inter-Clock Paths
🕂 🕞	Path Groups
	User Ignored Paths

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): 1	1.826 ns	Worst Hold Slack (WHS):	NA	Worst Pulse Width Slack (WPWS):	<u>3.000 ns</u>
Fotal Negative Slack (TNS): (0.000 ns	Total Hold Slack (THS):	NA	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints: 0	0	Number of Failing Endpoints:	NA	Number of Failing Endpoints:	0
Fotal Number of Endpoints:	102	Total Number of Endpoints:	NA	Total Number of Endpoints:	45
Clock Summany					

2	Name	Waveform	Period (ns)	Frequency (MHz)
Z	⊟ clkin	{0.000 5.000}	10.000	100.000
	clk_out1_clk_5MHz	{0.000 100.000}	200.000	5.000
	clkfbout_clk_5MHz	{0.000 25.000}	50.000	20.000

Check Timing

Timing Check	Count
unconstrained_internal_endpoints	26
no_clock	10
no_output_delay	9
no_input_delay	0
multiple_clock	0
generated_clocks	0
loops	0
partial_input_delay	0
partial_output_delay	0