#### From FPGA-based Reconfigurable Systems to Autonomic Heterogeneous Computing Systems an enabling technologies perspective and more...

International Center for Theoretical Physics Trieste @ 5 December 2018

POLITECNICO MILANO 1863



Marco D. Santambrogio <marco.santambrogio@polimi.it> Politecnico di Milano



#### little...



#### little...



#### little+Big



#### little...









#### little+Big and heterogeneous

#### Heterogeneous Complex Systems

- Ryft ONE
  - Big Data infrastructure due to an FPGA-accellerated architecture
  - <u>http://www.ryft.com/</u>
- IBM Power8
  - Introducing the Coherent Accelerator Processor Interface (CAPI) port that is layered on top of PCI Express 3.0
  - http://www-304.ibm.com/webapp/set2/sas/f/capi/home.html
- Microsoft Catapult
  - Stratix V (Arria 10 FPGA)
  - http://research.microsoft.com/en-us/projects/catapult/
- Amazon EC2 F1 Instances
  - Xilinx UltraScale Plus FPGA
  - <u>https://aws.amazon.com/about-aws/whats-new/2017/04/amazon-ec2-f1-instances-customizable-fpgas-for-hardware-acceleration-are-now-generally-available/</u>
- OpenPower Foundation
  - <u>http://openpowerfoundation.org/</u>





CAP


inte

nazon

webservices


Technology

**FPGA** 




#### Field-Programmable Gate Arrays

- Configurable Logic Blocks
  - to implement combinational and sequential logic




#### LookUp Tables: LUTs O = f(D, C, B, A)



- LUT contains Memory Cells to implement small logic functions
- Each cell holds '0' or '1'.
- Programmed with outputs of Truth Table
- Inputs select content of one of the cells as output

#### Field-Programmable Gate Arrays

- I/O blocks
  - special logic blocks at periphery of device for external connections





#### Field-Programmable Gate Arrays


- Configurable Logic Blocks

   to implement combinational and sequential logic
- I/O blocks


   special logic blocks at
  - periphery of device for external connections
- Interconnections
  - wires to connect Inputs/ Outputs to configurable logic blocks








#### **Configuration Memory**






#### Reconfiguration in everyday life

Football (Complete – Static)






#### Reconfiguration in everyday life



Football (Complete – Static)





#### Reconfiguration in everyday life



Soccer (Partial – Static) VIEFA CHAMPIONS LE 2007

Hockey (Partial – Dynamic) **Football** 

(Complete – Static)

# SYSTEM HASTOBE ADAPTIVE

## SYSTEM HAS TO BE ADAPTIVE

## TO GUARANTEE SERVICES OVER POWER CAP AND ENERGY SAVINGS


# SYSTEM HAS TO BE ADAPTIVE

I MAN




## HOW TO MANAGE/DEAL WITH THESE HETEROGENOUS SYSTEMS

#### Research Challenge





Set of Available Functionalities





Legenda:

Area/Time ( $F_i$ 












#### The Problem







#### A Possible Solution




#### Relocation






#### Relocation: Virtual homogeneity




### Relocation: Virtual homogeneity


#### Set of functionalities




Area/ExeTime

func






(2)




(3)


#### Relocation: Virtual homogeneity




#### Relocation: Virtual homogeneity



#### Starting Scenario @ 2009





#### Starting Scenario



#### People Demanding for Functionalities





#### Starting Scenario










# NECST Scenario @ 2017/2018

#### courserd



#### **POLITECNICO** MILANO 1863






	Home > Computer Science > Design and Product
Overview	FPGA computing systems: Background
Syllabus	knowledge and introductory materials
FAQs	
Creators	<b>About this course:</b> This course is for anyone passionate in learning how a hardware component can be adapted at runtime to better respond to users/environment needs. This adaptation can be provided by the
Ratings and Reviews	designers, or it can be an embedded characteristic of the system itself. These runtime adaptable systems will be implemented by using FPGA technologies.
	✓ More
Go to Course Already enrolled Apply for F	Who is this class for: Anyone with moderate computer experience should be able to master the materials in this course. This is an introductory course to FFA, therefore within the context no specific background COURSERING OF THE PART O
review Course Materials	included in this course or as websites/handbooks that can be easily found/accessed.

#### Created by: Politecnico di Milano





**Taught by:** Marco Domenico Santambrogio, Associate Professor DEIB - Dept. of Electronics, Information and Bioengineering



DEVELOPING FPGA-ACCELERATED CLOUD APPLICATIONS WITH SDACCEL

Marco D. Santambrogio

An introduction to the AWS EC2 F1 instances

boratory

POLITECNICO

**MILANO 1863** 

Some Applicative Domains for FPGA acceleration

- Image and Video Processing
- Security
- Machine Learning
- Genomics
- Financial Analytics
- Big Data Analytics

edico genome MAXELER Technologies MAXIMUM PERFORMANCE COMPUTING



#### Who Victor is

#### How a genetic test changed Victor's life

#### History of Personalized Medicine Brings Future Hope to Lung Cancer Patients

After feeling a tickle in his throat for about a month, Victor visited the University of Chicago Medicine campus in June 2010 for a check-up. It had only been a very quick tickle, which caused him to clear his throat a half dozen or so times a day, but he wanted to make sure his health remained stable.

#### **Science News**

from research organizations

#### Targeting breast cancer through precision medicine

The protein RYBP could make cancer cells more sensitive to DNA damage

Date: January 9, 2018

Source: University of Alberta Faculty of Medicine & Dentistry

Summary: Researchers have discovered a mechanism that may make cancer cells more susceptible to treatment. The research team found that the protein RYBP prevents DNA repair in cancer cells, including breast cancer.

#### nature

 Home
 News & Comment
 Research
 Careers & Jobs
 Current Issue
 Archive
 Audio & Video

 News & Comment
 News
 2018
 February
 Article
 Art

NATURE | NEWS

Personalized cancer vaccines show glimmers of success

Treatments tailored to a person's individual cancer mutations train immune system to attack tumours.

Heidi Ledford

05 July 2017

Genetic test helps pick the right drugs for mental health



Personalized cancer vaccines successful in first-stage human trials


Rich Haridy | July 10th, 2017






• It is necessary to keep-up with continuous development of biological research





 Each individual DNA provides huge amount of data






- Each individual DNA provides huge amount of data
- To produce a tailor-made drug, for each DNA:








- Each individual DNA provides huge amount of data
- To produce a tailor-made drug, for each DNA:









- Each individual DNA provides huge amount of data
- To produce a tailor-made drug, for each DNA:







- Each individual DNA provides huge amount of data
- To produce a tailor-made drug, for each DNA:




### Personalized Medicine Today



- FPGA-based acceleration
  - optimal ratio performance/power consumption
  - reconfigurability
- Possibility to use pre-accelerated biological pipelines
- Available on-site or for AWS cloud

### DRAGEN Hybrid Onsite & Cloud Solutions



http://edicogenome.com/dragen-bioit-platform/


### Benefits of the AWS F1 Cloud Compute Platform

- Makes FPGA acceleration available to a large community of developers, and to millions of potential AWS users
- Provides dedicated and large amounts of FPGA logic with elasticity to scale to multiple FPGAs
- Simplifies the development process by providing cloud-based FPGA development tools
- Provides a Marketplace for FPGA applications, giving more choice, secure and easy access to millions of AWS users

# A RECONFIGURABLE-FRIENDLY ECOSYSTEM IS NEEDED




# CAD as an Adatpive OpenPlatform Services http://caos.necst.it/



CAD as an Adatpive OpenPlatform Services

#### Usability






CAD as an Adatpive OpenPlatform Services


#### Interactivity




CAD as an Adatpive OpenPlatform Services

#### **Modularity**







# The proposed CAOS framework




# The proposed CAOS framework




#### **CAOS** Frontend




### **CAOS** Functions Optimization



#### **CAOS** Backend



#### **CAOS** Backend



#### CAOS: OpenCL and SDAccel


- CAOS Frontend supports OpenCL code:
  - Intermediate representation support
  - Template applicability check for SDA
  - Code profiling through LTPV (OpenCL profiler)
  - Function optimization:
    - Static code analysis and HW resource estimation within SDA
  - Backend support for SDAccell







#### CAOS Backend for SDAccel



*SDAccel* generates & provides:

- XCLBIN containing the bitstream
- OpenCL Runtime to manage kernel execution

CAOS Integrates SDAccel:

- Identifying I/O
   Variables
- Generating a specific
   OpenCL Host code for
   the application

#### Evaluations: Evaluations


[1, 2] Streaming Stencil Time-step (SST)
[3] Pearson Correlation Coefficient, Asian Option Pricing
[5] Protein Folding

[4] Smith Waterman and Vessels Segmentation

Casa Study	Doord	Improvement wrt CPU <sup>[*]</sup>	
Case Study	Board	Performance	<b>Energy Efficienc</b>
[4]	Virtex 7	3.68x	11.8x
[4]	Kintex	14.15x	45x
[5]	Virtex 7	1.61x	15.29x
[3]	Virtex 7	3.1x	2.2x
[1]	Virtex 7	1.09x	12.9x
[2]	Virtex 7	0.22x	2.46x


## RATIONALE BEHIND CAOS A PRACTICAL EXAMPLE

#### Hints on the problem...



[\*] Vipin, K. and Fahmy, S. A.: Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In <u>ARC</u>, pages 13-25, 2012.


#### Heuristic-Optimal Floorplanner




#### Objective function

- Cost function can be defined starting from the variables and parameters of the MILP model
- Implemented metrics:
  - Global wirelength measured using HPWL ( $WL_{cost}$ )
  - Regions perimeter ( $P_{cost}$ )
  - Wasted resources ( $R_{cost}$ )

$$min\left\{q_1 \cdot \frac{WL_{cost}}{WL_{max}} + q_2 \cdot \frac{P_{cost}}{P_{max}} + q_3 \cdot \frac{R_{cost}}{R_{max}}\right\}$$




#### Hints on the problem...



[\*] Vipin, K. and Fahmy, S. A.: Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In <u>ARC</u>, pages 13-25, 2012.

#### Hints on the problem...



- Optimal solution in 29s
- 34% wasted frames reduction
  - No DSP and CLB wasted by the Video Decoder RR
  - No BRAM wasted by the Signal Decoder RR
- Approximately same wirelength

[\*] Vipin, K. and Fahmy, S. A.: Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In <u>ARC</u>, pages 13-25, 2012.

### CAOS DEMOS AND CASE STUDIES

## You Tube http://tinyurl.com/CAOS-ICCD17

### WHO IS DRIVING THE GARP (A.K.A) WHAT ABOUT THE BUNTIMEP

#### Runtime Reconfiguration Management

- Reconfigurable architecture
  - Static Area: used to control the reconfiguration process
  - Reconfigurable Area: used to swap at runtime different cores
  - Reconfiguration- oriented communication infrastructure
- Runtime reconfiguration managed via SW
  - Standalone, Operating System
    - Increased portability of user applications
    - Inherited multitasking capabilities
    - Simplified software development process
- Bitstreams relocation technique to
  - speedup the overall system execution
  - achieve a core preemptive execution
  - assign at runtime the bitstreams placement
  - reduce the amount of memory used to store partial bitstreams

#### Runtime Reconfiguration Management


- Reconfigurable architecture
  - Static Area: used to control the reconfiguration process
  - Reconfigurable Area: used to swap at runtime different cores
  - Reconfiguration- oriented communication infrastructure
- Runtime reconfiguration managed via SW
  - Standalone, Operating System
    - Increased portability of user applications
    - Inherited multitasking capabilities
    - Simplified software development process
- Bitstreams relocation technique to
  - speedup the overall system execution
  - achieve a core preemptive execution
  - assign at runtime the bitstreams placement
  - reduce the amount of memory used to store partial bitstreams

# OS-based management of dynamic reconfiguration

- Provide software support for dynamic partial reconfiguration on Systems-on-Chip running an operating system (i.e., LINUX).
  - OS customization for specific architectures
  - Rec. Functional Unit caching policies to improve the performance
  - Partial reconfiguration process management from the OS
  - Addition and removal of reconfigurable components
  - Automatic loading and unloading of specific drivers for the IP-Cores upon components configuration and/or deconfiguration
- Hardware-independent interface for software developers
   based on the GNU/Linux
- Easier programming interface for specific drivers


#### **IP-Core Devices Access**

- Interaction with configured IP-Cores implemented by means of the standard Linux device access
  - Open, Close, Read, write, ioctl operations



#### Reconfigurable Process Control Block


- Reconfigurable process: an RFU object code in execution
- Each reconfigurable process is represented in the system by a Reconfigurable Process Control Block (RPCB).
- A RPCB contains all the information associated with a specific reconfigurable process
  - State: the state in which the reconfigurable process control is at the current time
  - Position: the placement position on the device
  - Object Code Accounting Information:
    - Object Code
    - Configuration Priority
    - Resources
    - Position





#### The Centralized Manager

- Userspace applications are not allowed to explicitly request a bitstream
  - They request high-level functionalities
- Userspace requests are collected and served by a centralized manager (Linux Reconfiguration Manager)

   The OS chooses the configuration code
  - A new reconfigurable process is created
- Only the LRM can ask for a bitstream to be configured on the FPGA
  - Centralized knowledge of the device status
  - Area management and module caching













Act




















#### Where to go necst?

and and

#### Trying to raise the bar


• Towards the design and implementaion of Selfadaptive and autonomic systems





#### Trying to raise the bar


- Towards the design and implementaion of Selfadaptive and autonomic systems
- We need to include 2 more features



























#### Nice idea, but

### Nice idea, but how to use it!




### Autonomic Operating System


- The AcOS project aims at
  - designing and prototyping a patch for commodity operating systems (e.g. Linux, FreeBSD)
  - being capable to observe its own execution and optimize, in a self-aware manner, its behavior with respect to the external environment, to user needs and to applications demands


[integrated/used in different research projects]


### The research effort


- K42
  - http://researcher.watson.ibm.com/researcher/ view\_project.php?id=2078
- The SElf-awarE Computing (SEEC) Model
   http://groups.csail.mit.edu/carbon/seec/
- Angstrom
  - http://projects.csail.mit.edu/angstrom/
- The Swarm project and Tessellation OS
  - http://tessellation.cs.berkeley.edu















### AcOS: via an intelligent ODA loop



- Heartbeats signal<sup>[1]</sup> either progresses or availability
  - video encoder: 1 heartbeat = 1 frame
  - web server: 1 heartbeat = 1 request
  - database server: 1 heartbeat = transaction
- Heart rate as a performance measure and goal
  - High-level, application-specific performance measurements and goals (e.g., video encoder: 30 heartbeats/s = 30 frames/s)
- Compact API, user/kernel-space partitioned implementation<sup>[2]</sup>
  - User-mode fast-path heartbeats issue
  - User and kernel-mode low-latency heart rate access

[1] Hoffmann et al., Application Heartbeats for Software Performance and Health,
Proc. of the 15th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming, 2010
[2] Sironi et al., *Metronome: Operating System Level Performance Management via Self-Adaptive Computing*,
Proc. of the 49<sup>th</sup> Annual Design Automation Conference 2012


• Set performance goal

• Set performance goal min: 25hb/sec max: 35hb/sec

• Set performance goal <

e.g.: min: 25hb/sec max: 35hb/sec


Run the app and update progress



• Set performance goal <

e.g.: min: 25hb/sec max: 35hb/sec


Run the app and update progress



• Set performance goal <

e.g. min: 25hb/sec max: 35hb/sec

Run the app and update progress




Check heart rate and, if necessary, react

### Autonomic Scheduling

- In a scenario were applications
  - are competing for the same set of resources
  - require predictable performance, expressed through high-level, application-specific metrics
- The scheduler has to become Performance-Aware to automatically allocate resources to match performance goals
  - With Metronome, we introduce performanceawareness by means of a non-invasive modifications to the Completely Fair Scheduler

### Metronome




### Metronome

### Metronome

Sironi et al., *Metronome: Operating System Level Performance Management via Self-Adaptive Computing*, Proc. of the 49<sup>th</sup> Annual Design Automation Conference 2012

#### From Metronome to Metronome++

- Metronome demonstrates how a simple heuristic can be enough to enable goaloriented resource allocation by exploiting runtime performance feedback
- Metronome++ has been designed with more advanced adaptation policy to dynamically allocate CPUs to SLO-bound
  - E.g. Through tasks migration among run queues



### Trying to raise the bar (again)

- AcOS took into consideration performance...
- Any other HOT topic?




### Trying to raise the bar (again)


- AcOS took into consideration performance...
- Any other *HOT* topic?
  - What about temperature Control/Management!




## Temperature Control/Management starting scenario




## Temperature Control/Management set a temperature cap




### Temperature Control/Management DVFS is dangerous




## Temperature Control/Management back to the starting scenario



## Temperature Control/Management set the same temperature cap



### Temperature Control/Management The AcOS refreshement: ThermOS





### A vision

• To discover/understand the future, sometimes you have to look back at the past...



#### Heterogeneous System Architecture



More information available at: http://hsafoundation.com/

### A global property

- Being able to adapt is not a specific domain property
  - Operating system, computer architecture, etc...
  - HPC
  - Exascale computing systems
  - Embedded systems
  - IoT

— ...

### A global property

- Being able to adapt is not a specific domain property
  - Operating system, computer architecture, etc...
  - HPC
  - Exascale computing systems
  - Embedded systems
  - IoT

embedded/mobile devices and HPC/distributed/exascale computing

### FROM CLOUD <u>COMPUTING</u>



## TOFOG COMPUTING

(AKA) THE RISE OF LOT OVER THE CLOUD

## FROM HPC Cexascalepy COMPUTING

## TO HIPSter Computing

# TO HIPSter COMPUTING

### CAKAD THE RISE OF PYNC OVER THE HPC COMPUTING

### HETEROGENEOUS INTERCONNECTED PYNQ SYSTEMS to HPC/exascale R E C O'NEL C U R A T I O N

# THAT'S NSANE



### **NOT COMPLETELY INSANE!**

Device Name	Price	Look-up Tables	KLUT/\$
snickerdoodle	\$55	17,600	0.32
snickerdoodle-black	\$149	$53,\!200$	0.36
PYNQ-Z1 (educational)	\$65	$53,\!200$	0.81
PicoZed $(7015)$	\$265	46,200	0.17
PicoZed $(7030)$	\$375	$78,\!600$	0.20
Zynq MMP	\$1295	$218,\!600$	0.17

F. Sironi: Metronome/ThermOS/HRM D. B. Bartolini, A. Scolari: Metronome/ACOS M. Triverio, G. Durelli, H. Hoffman: CHANGE/HRM M. Ferroni, A. Nacci: MPower M. Rabozzi, L. Di Tucci, L. Stornaiuolo, E. Del Sozzo: CAOS R. Brondolin: HIPSTER

Seveveral MSc Students in CS @ PoliMI

#### From FPGA-based Reconfigurable Systems to Autonomic Heterogeneous Computing Systems an enabling technologies perspective and more...

International Center for Theoretical Physics Trieste @ 5 December 2018

POLITECNICO MILANO 1863



Marco D. Santambrogio <marco.santambrogio@polimi.it> Politecnico di Milano

