



From FPGA-based Reconfigurable Systems to Autonomic Heterogeneous Computing Systems an enabling technologies perspective and more...

International Center for Theoretical Physics
Trieste @ 5 December 2018

POLITECNICO MILANO 1863

NECST
laboratory

Marco D. Santambrogio
<marco.santambrogio@polimi.it>
Politecnico di Milano



POLITECNICO
MILANO 1863

Computing systems are getting...

Computing systems are getting...

little...




Computing systems are getting...

little...



little+Big




Computing systems are getting...

little...



little+Big



little+Big and heterogeneous

Heterogeneous Complex Systems

- Ryft ONE
 - Big Data infrastructure due to an FPGA-accelerated architecture
 - <http://www.ryft.com/>
- IBM Power8
 - Introducing the Coherent Accelerator Processor Interface (CAPI) port that is layered on top of PCI Express 3.0
 - <http://www-304.ibm.com/webapp/set2/sas/f/capi/home.html>
- Microsoft Catapult
 - Stratix V (Arria 10 FPGA)
 - <http://research.microsoft.com/en-us/projects/catapult/>
- Amazon EC2 F1 Instances
 - Xilinx UltraScale Plus FPGA
 - <https://aws.amazon.com/about-aws/whats-new/2017/04/amazon-ec2-f1-instances-customizable-fpgas-for-hardware-acceleration-are-now-generally-available/>
- OpenPower Foundation
 - <http://openpowerfoundation.org/>



The image features a blue Xilinx Virtex-4 FPGAS development board. The board is populated with various components, including a large Xilinx Virtex-4 chip, memory modules, and various connectors like USB, Ethernet, and FireWire. The text "FPGAS" is prominently displayed in the center in large white letters. In the background, there is a circuit diagram showing various components like ICs, resistors, and capacitors, and some Verilog code snippets.

Verilog code snippets visible in the background:

```


Data      : in std_logic_vector (0 to 31);
Address   : in std_logic_vector(0 to 31);
          : in std_logic;
          : in std_logic;
          : in std_logic;
          : in std_logic;
          : out std_logic_vector(0 to 31);
          : std_logic;

component b7 IS
port (
    clka: IN std_logic;
    dina: IN std_logic;
    ...
    IN std_logic;
    IN std_logic;
    ...
    IN std_logic;
    OUT std_logic;
    ...
    component;

```


Field-Programmable Gate Arrays

- Configurable Logic Blocks
 - to implement combinational and sequential logic



LookUp Tables: LUTs


$$O = f(D, C, B, A)$$



- LUT contains Memory Cells to implement small logic functions
- Each cell holds '0' or '1' .
- Programmed with outputs of Truth Table
- Inputs select content of one of the cells as output

Field-Programmable Gate Arrays

- Configurable Logic Blocks
 - to implement combinational and sequential logic
- I/O blocks
 - special logic blocks at periphery of device for external connections




Field-Programmable Gate Arrays

- Configurable Logic Blocks
 - to implement combinational and sequential logic


- I/O blocks
 - special logic blocks at periphery of device for external connections

- Interconnections
 - wires to connect Inputs/Outputs to configurable logic blocks





Xilinx FPGA and Configuration Memory

FPGA



Xilinx FPGA and Configuration Memory



FPGA




Configuration Memory

Xilinx FPGA and Configuration Memory

FPGA





Configuration Memory





Xilinx FPGA and Configuration Memory

FPGA



Configuration Memory

Configuration bitstream



Configuration Interfaces

1010000

1111101

0100010100

1010100011

0101010111

1101010100

Reconfiguration in everyday life

Football (Complete – Static)



1010000


1111101

0100010100

1010100011

0101010111

1101010100



Reconfiguration in everyday life



Soccer
(Partial – Static)




Football
(Complete – Static)

1010000
1111101
0100010100
1010100011
0101010111
1101010100

1010000
1111101
0100010100

1010000
1111101

1010000
1111101
0100010100
1010100011
001010



Reconfiguration in everyday life



Soccer
(Partial – Static)



Football
(Complete – Static)




Hockey
(Partial – Dynamic)

SYSTEM HAS TO BE ADAPTIVE

**TO RECOVER
FROM DAMAGES**



SYSTEM HAS TO BE ADAPTIVE



**TO GUARANTEE SERVICES OVER
POWER CAP AND ENERGY SAVINGS**

SYSTEM HAS TO BE ADAPTIVE


TO ADAPT TO



SYSTEM HAS TO BE ADAPTIVE


**TO ADAPT TO
UNKNOWN CONDITIONS**

Theresa




HOW TO MANAGE/DEAL WITH THESE HETEROGENEOUS SYSTEMS

Research Challenge



Starting Scenario @ 2009


Set of Available
Functionalities



Legenda:


Area/Time F_i

FPGA



Starting Scenario @ 2009


Set of Available Functionalities



Legenda:


Area/Time F_i

FPGA




RC

Implementations



Starting Scenario @ 2009


Set of Available Functionalities



Legenda:


Area/Time F_i

FPGA



RC

Implementations



People Demanding for Functionalities




Starting Scenario @ 2009

A possible scenario

RC

Implementations




People Demanding
for Functionalities





The Problem

A possible scenario




RC

Implementations



A Possible Solution

A possible scenario




Legenda:


Area/Time

F_i

RC Implementations




Area



Time


Relocation

A possible scenario




RC


Implementations



Area




Relocation: Virtual homogeneity




Relocation: Virtual homogeneity


Set of functionalities




Legenda:



(1)




(2)



(3)


Relocation: Virtual homogeneity




Relocation: Virtual homogeneity

(2)

2/5




(2)




(2)

(a)




(b)



Starting Scenario @ 2009


Set of Available Functionalities



Legenda:


Area/Time F_i

FPGA



RC

Implementations




B People Demanding for Functionalities



Starting Scenario

RC

Implementations



B People Demanding for Functionalities



Starting Scenario



People Demanding
for Functionalities





Life is sharing

Starting Scenario

coursera



NECST Scenario @ 2017/2018

coursera



POLITECNICO MILANO 1863



AN FPGA S12N

Coursera

CTICAL
COURTEOUS
COMPELLING
INITIATE
HONEST
LEARNING
POSITIVE
COMPANY
EFFICIENT
STRENGTH
INVENT
EVOLVE
BIG
FIRST
WELL
QUIRKINESS
MEANINGFUL
PERSPECTIVE
BUILD
CELEBRATE
SEEK
ADVANCE
EMBRACE
PARTNERS
MISSION
GREAT
SERVE
INTENT
IMPACT
FULFILL
BENEFIT
RESPECT
MUST
APPRECIATE
INDIVIDUALITY
TRANSPARENT
RELATIONSHIPS
COLLABORATION
TEAMWORK
LARGE
PART
CREATE
SUPPORT
KEY
CARE
OF
SEEK
RESPONSIVE
PIONEER
POWERFUL
HIN
LARGE
PART
CREATE
SUPPORT
KEY
CARE
OF
SEEK
RESPONSIVE
PIONEER

POLITECNICO MILANO 1863

 **NECST**
laboratory

▼ More

Who is this class for: Anyone with moderate computer experience should be able to master the materials in this course. This is an introductory course to FPGA, therefore within this context no specific background is required. If you are not familiar with the concepts of digital logic, you may find it helpful to review the material on Coursera.org/learn/fpga-intr

Created by: Politecnico di Milano



POLITECNICO
MILANO 1863



Taught by: [Marco Domenico Santambrogio](#), Associate Professor
DEIB - Dept. of Electronics, Information and Bioengineering

COMING SOON
coursera JAN 2019

47

POLITECNICO MILANO 1863
NECST
laboratory



POLITECNICO
MILANO 1863

DEVELOPING FPGA-ACCELERATED CLOUD APPLICATIONS WITH SDACCEL

Marco D. Santambrogio

An introduction
to the AWS EC2 F1 instances

Some Applicative Domains for FPGA acceleration

- Image and Video Processing
- Security
- Machine Learning
- Genomics
- Financial Analytics
- Big Data Analytics

edico  genome


MAXELER
Technologies
MAXIMUM PERFORMANCE COMPUTING

RIFTTM

ACTIONABLE INTELLIGENCE FROM COMPLEX DATA

Who Victor is

How a genetic test changed Victor's life

History of Personalized Medicine Brings Future Hope to Lung Cancer Patients

After feeling a tickle in his throat for about a month, Victor visited the University of Chicago Medicine campus in June 2010 for a check-up. It had only been a very quick tickle, which caused him to clear his throat a half dozen or so times a day, but he wanted to make sure his health remained stable.

Science News

from research organizations

Targeting breast cancer through precision medicine

The protein RYBP could make cancer cells more sensitive to DNA damage

Date: January 9, 2018

Source: University of Alberta Faculty of Medicine & Dentistry

Summary: Researchers have discovered a mechanism that may make cancer cells more susceptible to treatment. The research team found that the protein RYBP prevents DNA repair in cancer cells, including breast cancer.

Genetic test helps pick the right drugs for mental health

Updated: OCTOBER 25, 2017 — 12:59 PM EDT



Personalized cancer vaccines successful in first-stage human trials



Rich Haridy | July 10th, 2017



nature

Home | News & Comment | Research | Careers & Jobs | Current Issue | Archive | Audio & Video

News & Comment | News | 2018 | February | Article

NATURE | NEWS

Personalized cancer vaccines show glimmers of success

Treatments tailored to a person's individual cancer mutations train immune system to attack tumours.

Heidi Ledford

05 July 2017

Open Challenges

- It is necessary to keep-up with continuous development of biological research



Open Challenges


- It is necessary to keep-up with continuous development of biological research




- Each individual DNA provides huge amount of data

Open Challenges

- It is necessary to keep-up with continuous development of biological research




- Each individual DNA provides huge amount of data
- To produce a tailor-made drug, for each DNA:




Open Challenges

- It is necessary to keep-up with continuous development of biological research



- Each individual DNA provides huge amount of data
- To produce a tailor-made drug, for each DNA:



Open Challenges

- It is necessary to keep-up with continuous development of biological research




- Each individual DNA provides huge amount of data
- To produce a tailor-made drug, for each DNA:




Open Challenges

- It is necessary to keep-up with continuous development of biological research



- Each individual DNA provides huge amount of data
- To produce a tailor-made drug, for each DNA:




Personalized Medicine Today




- FPGA-based acceleration
 - optimal ratio performance/power consumption
 - reconfigurability
- Possibility to use pre-accelerated biological pipelines
- Available on-site or for AWS cloud

DRAGEN Hybrid Onsite & Cloud Solutions



Benefits of the AWS F1 Cloud Compute Platform

- Makes FPGA acceleration available to a large community of developers, and to millions of potential AWS users
- Provides dedicated and large amounts of FPGA logic with elasticity to scale to multiple FPGAs
- Simplifies the development process by providing cloud-based FPGA development tools
- Provides a Marketplace for FPGA applications, giving more choice, secure and easy access to millions of AWS users

A close-up, slightly blurred photograph of a large pile of colorful LEGO bricks. The bricks are in various shapes and sizes, including 1x2, 1x3, and 2x4 plates and bricks. The colors are primarily yellow, green, blue, and red. The bricks are scattered and overlapping, creating a sense of a large, unsorted collection. A semi-transparent grey banner is overlaid across the middle of the image, containing the text.


**A RECONFIGURABLE-FRIENDLY
ECOSYSTEM IS NEEDED**

The background of the slide is a dark blue, futuristic circuit board. It features glowing blue lines representing traces and components, with a central square chip-like structure. The overall aesthetic is high-tech and digital.

CAD as an Adaptive OpenPlatform Services


<http://caos.necst.it/>

CAD as an Adaptive OpenPlatform Services



CAD as an Adaptive OpenPlatform Services

Usability




CAD as an Adaptive OpenPlatform Services

Interactivity



CAD as an Adaptive OpenPlatform Services


Modularity





How to

do it?

The proposed CAOS framework





The proposed CAOS framework




Architectural
Templates


CAOS Frontend





CAOS Functions Optimization



CAOS Backend




CAOS Backend




Output Generation

CAOS: OpenCL and SDAccel

- CAOS Frontend supports OpenCL code:
 - Intermediate representation support
 - Template applicability check for SDA
 - Code profiling through LTPV (OpenCL profiler)
 - Function optimization:
 - Static code analysis and HW resource estimation within SDA
 - Backend support for SDAccel



CAOS Backend for SDAccel



SDAccel generates & provides:

- **XCLBIN** containing the bitstream
- **OpenCL Runtime** to manage kernel execution

CAOS Integrates SDAccel:

- Identifying I/O Variables
- Generating a specific OpenCL Host code for the application

Evaluations: Evaluations

[1, 2] Streaming Stencil Time-step (SST)

[3] Pearson Correlation Coefficient, Asian Option Pricing

[5] Protein Folding

[4] Smith Waterman and Vessels Segmentation


Case Study	Board	Improvement wrt CPU ^[*]	
		Performance	Energy Efficiency
[4]	Virtex 7	3.68x	11.8x
[4]	Kintex	14.15x	45x
[5]	Virtex 7	1.61x	15.29x
[3]	Virtex 7	3.1x	2.2x
[1]	Virtex 7	1.09x	12.9x
[2]	Virtex 7	0.22x	2.46x

[*] intel Xeon E5 1410
32 GB RAM

RATIONALE BEHIND CAOS A PRACTICAL EXAMPLE



Hints on the problem...




Floorplan produced by [*].

Floorplan produced by OF.

Which one is the best?


Heuristic-Optimal Floorplanner




Objective function

- Cost function can be defined starting from the variables and parameters of the MILP model
- Implemented metrics:
 - Global wirelength measured using HPWL (WL_{cost})
 - Regions perimeter (P_{cost})
 - Wasted resources (R_{cost})


$$\min \left\{ q_1 \cdot \frac{WL_{cost}}{WL_{max}} + q_2 \cdot \frac{P_{cost}}{P_{max}} + q_3 \cdot \frac{R_{cost}}{R_{max}} \right\}$$



Hints on the problem...



Floorplan produced by [*].




Floorplan produced by OF.


Which one is the best?

[*] Vipin, K. and Fahmy, S. A.: Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In ARC, pages 13-25, 2012.

Hints on the problem...



Floorplan produced by [*].



Floorplan produced by OF.

- Optimal solution in 29s
- 34% wasted frames reduction
 - No DSP and CLB wasted by the Video Decoder RR
 - No BRAM wasted by the Signal Decoder RR
- Approximately same wirelength



CAOS DEMOS AND CASE STUDIES



<http://tinyurl.com/CAOS-ICCD17>



WHO IS DRIVING THE CAR?
(A.K.A) WHAT ABOUT THE RUNTIME?

Runtime Reconfiguration Management

- Reconfigurable architecture
 - Static Area: used to control the reconfiguration process
 - Reconfigurable Area: used to swap at runtime different cores
 - Reconfiguration- oriented communication infrastructure
- Runtime reconfiguration managed via SW
 - Standalone, Operating System
 - Increased portability of user applications
 - Inherited multitasking capabilities
 - Simplified software development process
- Bitstreams relocation technique to
 - speedup the overall system execution
 - achieve a core preemptive execution
 - assign at runtime the bitstreams placement
 - reduce the amount of memory used to store partial bitstreams

Runtime Reconfiguration Management


- Reconfigurable architecture
 - Static Area: used to control the reconfiguration process
 - Reconfigurable Area: used to swap at runtime different cores
 - Reconfiguration- oriented communication infrastructure
- Runtime reconfiguration managed via SW
 - Standalone, Operating System
 - Increased portability of user applications
 - Inherited multitasking capabilities
 - Simplified software development process
- Bitstreams relocation technique to
 - speedup the overall system execution
 - achieve a core preemptive execution
 - assign at runtime the bitstreams placement
 - reduce the amount of memory used to store partial bitstreams

OS-based management of dynamic reconfiguration

- Provide software support for dynamic partial reconfiguration on Systems-on-Chip running an operating system (i.e., LINUX).
 - OS customization for specific architectures
 - Rec. Functional Unit caching policies to improve the performance
 - Partial reconfiguration process management from the OS
 - Addition and removal of reconfigurable components
 - Automatic loading and unloading of specific drivers for the IP-Cores upon components configuration and/or deconfiguration
- Hardware-independent interface for software developers based on the GNU/Linux
- Easier programming interface for specific drivers


IP-Core Devices Access

- Interaction with configured IP-Cores implemented by means of the standard Linux device access
 - Open, Close, Read, write, ioctl* operations



Reconfigurable Process Control Block




- **Reconfigurable process**: an RFU object code in execution
- Each reconfigurable process is represented in the system by a **Reconfigurable Process Control Block (RPCB)**.
- A RPCB contains all the information associated with a specific reconfigurable process
 - **State**: the state in which the reconfigurable process control is at the current time
 - **Position**: the placement position on the device
 - **Object Code Accounting Information**:
 - Object Code
 - Configuration Priority
 - Resources
 - Position



The Centralized Manager

- Userspace applications are **not** allowed to explicitly request a bitstream
 - They request high-level functionalities
- Userspace requests are collected and served by a centralized manager (**Linux Reconfiguration Manager**)
 - The OS chooses the configuration code
 - A new reconfigurable process is created
- Only the LRM can ask for a bitstream to be configured on the FPGA
 - Centralized knowledge of the device status
 - Area management and module caching

Reconfiguration: Online Static



: Adaptive Libraries





: Performance




: Monitors



Reconfiguration: Online Static




3 requests on Y data (NO HW configured)



Self-Aware and Adaptive Operating System



Adaptive Hardware Architecture



: Adaptive Libraries




: Performance






: Monitors


Reconfiguration: Online Static






3 requests on Y data (NO HW configured)




Reconfiguration: Online Static






3 requests on Y data (NO HW configured)




Reconfiguration: Online Static




3 requests on Y data (NO HW configured)





Reconfiguration: Online Static





3 requests on Y data (NO HW configured)



Adaptive Operating System



Adaptive Hardware Architecture



: Adaptive Libraries



: Performance



: Monitors

A woman with long brown hair and glasses, wearing a black coat with a large bow at the waist and black boots, stands on a small rock in the middle of a dark, choppy sea. She holds a black umbrella over her head. In the background, a large, bright lightning bolt strikes the dark, stormy sky. The overall mood is dramatic and mysterious.

Where to go ne**cs**t?


Trying to raise the bar

- Towards the design and implementation of Self-adaptive and autonomic systems




Trying to raise the bar

- Towards the design and implementation of Self-adaptive and autonomic systems
- We need to include 2 more features
 - Goal
 - Te
 - Sy
 - Appr
 - Do necessary to meet goals




Online Static Solution

Data Environment




Adaptive Solution

Data Environment




Online Static Solution

Data Environment




Adaptive Solution

Data Environment



Online Static Solution


Data Environment



Output - Environment Update

Adaptive Solution


Data Environment



Output - Environment Update


Online Static Solution

Data Environment




Adaptive Solution

Data Environment




Online Static Solution

Data Environment




Adaptive Solution

Data Environment




Online Static Solution

Data Environment




Adaptive Solution

Data Environment



Online Static Solution

Data Environment




Act

Output - Environment Update

Adaptive Solution

Data Environment




Decide

Act

Output - Environment Update


Online Static Solution

Data Environment




Adaptive Solution

Data Environment




Online Static Solution

Data Environment




Adaptive Solution

Data Environment



Nice idea, but

Nice idea, but how to use it!





Autonomic Operating System

- The AcOS project aims at
 - designing and prototyping a patch for commodity operating systems (e.g. Linux, FreeBSD)
 - being capable to observe its own execution and optimize, in a self-aware manner, its behavior with respect to the external environment, to user needs and to applications demands
- [integrated/used in different research projects]





The research effort

- K42
 - http://researcher.watson.ibm.com/researcher/view_project.php?id=2078
- The SElf-awarE Computing (SEEC) Model
 - <http://groups.csail.mit.edu/carbon/seec/>
- Angstrom
 - <http://projects.csail.mit.edu/angstrom/>
- The Swarm project and Tessellation OS
 - <http://tessellation.cs.berkeley.edu>

Reconfiguration: Self-Aware



3 requests on Y data (NO HW configured)



: Adaptive Libraries





: Performance







: Monitors

Reconfiguration: Self-Aware



3 requests on Y data (NO HW configured)



: Adaptive Libraries




: Performance







: Monitors

Reconfiguration: Self-Aware



3 requests on Y data (NO HW configured)



: Adaptive Libraries



: Performance




: Monitors





A yellow Minion character with large, round, white-rimmed goggles and a wide-eyed, open-mouthed expression of shock or surprise. The Minion is wearing blue overalls. The background is dark and out of focus, with some white and yellow shapes visible on the left and right. The text "WHAAAAAAT?!" is overlaid in large, white, bold, sans-serif font with a black outline.

WHAAAAAAT?!


Reconfiguration: Self-Aware



3 requests on Y data (NO HW configured)



AcOS: via an intelligent ODA loop



The Heart Rate Monitor

- Heartbeats signal^[1] either progresses or availability
 - video encoder: 1 heartbeat = 1 frame
 - web server: 1 heartbeat = 1 request
 - database server: 1 heartbeat = transaction
- Heart rate as a performance measure and goal
 - High-level, application-specific performance measurements and goals (e.g., video encoder: 30 heartbeats/s = 30 frames/s)
- Compact API, user/kernel-space partitioned implementation^[2]
 - User-mode fast-path heartbeats issue
 - User and kernel-mode low-latency heart rate access

[1] Hoffmann et al., Application Heartbeats for Software Performance and Health, Proc. of the 15th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming, 2010

[2] Sironi et al., *Metronome: Operating System Level Performance Management via Self-Adaptive Computing*, Proc. of the 49th Annual Design Automation Conference 2012

The Heart Rate Monitor

The Heart Rate Monitor


- Set performance goal

The Heart Rate Monitor

- Set performance goal  *e.g.:*
min: 25hb/sec
max: 35hb/sec


The Heart Rate Monitor

- Set performance goal ← *e.g.:*
min: 25hb/sec
max: 35hb/sec
- Run the app and update progress




The Heart Rate Monitor

- Set performance goal ← *e.g.:*
min: 25hb/sec
max: 35hb/sec
- Run the app and update progress



The Heart Rate Monitor

- Set performance goal ← *e.g.:*
min: 25hb/sec
max: 35hb/sec
- Run the app and update progress




- Issue an heartbeat → *Statistics automatically updated*
- Check heart rate and, if necessary, react

Autonomic Scheduling

- In a scenario where applications
 - are competing for the same set of resources
 - require predictable performance, expressed through high-level, application-specific metrics
- The scheduler has to become Performance-Aware to automatically allocate resources to match performance goals
 - With Metronome, we introduce performance-awareness by means of a non-invasive modification to the Completely Fair Scheduler

Metronome




Metronome


Metronome

From Metronome to Metronome++

- Metronome demonstrates how a simple heuristic can be enough to enable goal-oriented resource allocation by exploiting runtime performance feedback
- Metronome++ has been designed with more advanced adaptation policy to dynamically allocate CPUs to SLO-bound
 - E.g. Through tasks migration among run queues



(1) Linux kernel vanilla



(2) Linux kernel enhanced with Metronome++

Trying to raise the bar (again)

- AcOS took into consideration performance...
- Any other *HOT* topic?




Trying to raise the bar (again)

- AcOS took into consideration performance...
- Any other *HOT* topic?
 - What about temperature Control/Management!




Temperature Control/Management starting scenario




Temperature Control/Management

set a temperature cap




Temperature Control/Management

DVFS is dangerous




Temperature Control/Management back to the starting scenario




Temperature Control/Management

set the same temperature cap



Temperature Control/Management

The AcOS refreshement: ThermOS



A large brown bear is shown in a dynamic pose, leaping out of the water to catch a salmon. The bear's body is arched, and its mouth is open, firmly gripping the fish. The water around the bear is turbulent, with white foam and splashes indicating the point of exit from the water. The background is a deep blue river. The text 'Where to go next?' is overlaid in the lower-left quadrant, with 'next' in green.

Where to go **next**?

A vision

- To discover/understand the future, sometimes you have to look back at the past...



Heterogeneous System Architecture



More information available at: <http://hsafoundation.com/>

A global property


- **Being able to adapt** is not a specific domain property
 - Operating system, computer architecture, etc...
 - HPC
 - Exascale computing systems
 - Embedded systems
 - IoT
 - ...

A global property


- **Being able to adapt** is not a specific domain property
 - Operating system, computer architecture, etc...
 - HPC
 - Exascale computing systems
 - Embedded systems
 - IoT

embedded/mobile devices and
HPC/distributed/exascale computing

**FROM CLOUD
COMPUTING**

An aerial night view of a city skyline, likely New York City, with a thick layer of fog or low clouds obscuring the lower parts of the buildings. The Empire State Building is prominent on the left, and the Freedom Tower is visible in the center. The text "TO FOG COMPUTING" is overlaid on the right side of the image.


TO FOG COMPUTING




**T O F O G
COMPUTING**


**(AKA) THE RISE OF IoT
OVER THE CLOUD**

FROM HPC (exascale?) COMPUTING






TO HIPSTER COMPUTING

The background is a complex, abstract network of glowing blue lines and nodes, resembling a molecular structure or a data network. The nodes are small, bright blue spheres, and the lines are thin, connecting them in a web-like pattern. The overall color scheme is various shades of blue, from light to dark, creating a sense of depth and connectivity.

TO HIPSTER
COMPUTING

(AKA) THE RISE OF PYNQ
OVER THE HPC COMPUTING



HETEROGENEOUS INTERCONNECTED
PYNQ SYSTEMS to HPC/exascale
R E C O N F I G U R A T I O N

**WAT.
THAT'S
INSANE!**



NOT COMPLETELY INSANE!

Device Name	Price	Look-up Tables	KLUT/\$
snickerdoodle	\$55	17,600	0.32
snickerdoodle-black	\$149	53,200	0.36
PYNQ-Z1 (educational)	\$65	53,200	0.81
PicoZed (7015)	\$265	46,200	0.17
PicoZed (7030)	\$375	78,600	0.20
Zynq MMP	\$1295	218,600	0.17

THANKS TO...



F. Sironi: Metronome/ThermOS/HRM

D. B. Bartolini, A. Scolari: Metronome/ACOS

M. Triverio, G. Durelli, H. Hoffman: CHANGE/HRM

M. Ferroni, A. Nacci: MPower

M. Rabozzi, L. Di Tucci, L. Stornaiuolo, E. Del Sozzo: CAOS

R. Brondolin: HIPSTeR

Seveveral MSc Students in CS @ PoliMI



From FPGA-based Reconfigurable Systems to Autonomic Heterogeneous Computing Systems an enabling technologies perspective and more...

International Center for Theoretical Physics
Trieste @ 5 December 2018

POLITECNICO MILANO 1863

NECST
laboratory

Marco D. Santambrogio
<marco.santambrogio@polimi.it>
Politecnico di Milano



POLITECNICO
MILANO 1863