



Instruction Sets Want to be Free!

SiFive Inc & RISC-V Foundation

Microsemi
March 6, 2017





Why Instruction Set Architecture matters

- **Why can't Intel sell mobile chips?**
 - 99%+ of mobile phones/tablets based on ARM v7/v8 ISA
- **Why can't ARM partners sell servers?**
 - 99%+ of laptops/desktops/servers based on AMD64 ISA (over 95%+ built by Intel)
- **How can IBM still sell mainframes?**
 - IBM 360, oldest surviving ISA (50+ years)

***ISA is most important interface in computer system
where software meets hardware***




Open Software/Standards Work!

<i>Field</i>	<i>Standard</i>	<i>Free, Open Impl.</i>	<i>Proprietary Impl.</i>
Networking	Ethernet, TCP/IP	Many	Many
OS	Posix	Linux, FreeBSD	M/S Windows
Compilers	C	gcc, LLVM	Intel icc, ARMcc
Databases	SQL	MySQL, PostgreSQL	Oracle 12C, M/S DB2
Graphics	OpenGL	Mesa3D	M/S DirectX
ISA	??????	-----	x86, ARM, IBM360

- Why not successful free & open standards and free & open implementations, like other fields
- Dominant proprietary ISAs are *dismal* designs

Why so many ISAs on an SoC?

- Applications processor (usually ARM)
- Graphics processors
- Image processors
- Radio DSPs
- Audio DSPs
- Security processors
- Power-management processor
-
- Apps processor ISA too large for base accelerator ISA
- IP bought from different places, each proprietary ISA
- Home-grown ISA cores
- *Over a dozen ISAs on some SoCs – each with unique software stack*



NVIDIA Tegra SoC

Do we need all these different ISAs?

Must they be proprietary?

What if there was one free and open ISA everyone could use for everything?



RISC-V Origins

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research at Berkeley, time to choose ISA for next set of projects
- Initial candidate was MIPS: Lots of SW
 - But, a few bad instructions
 - BRANCH DELAY SLOT
 - LOAD DELAY SLOT
 - Shows the guts of the ISA
- Obvious choices: x86 and ARM

branch delay slot

- A basic example of a branch delay slot:


(source: Microsoft)

```
BEQ    r1, zero, dest    ; branch if r1 is equal to zero
OR     r1, zero, zero    ; set r1 = 0; this line executes regardless
...
```

dest:

```
ADDI   r2, zero, 1      ; set r2 = 1
```

- The OR instruction sits in the branch delay slot, and executes whether the branch is taken or not



Intel x86 “AAA” Instruction

- ASCII Adjust After Addition
- AL register is default source and destination
- If the low nibble is > 9 decimal, or the auxiliary carry flag $AF = 1$, then
 - Add 6 to low nibble of AL and discard overflow
 - Increment high byte of AL
 - Set CF and AF
- Else
 - $CF = AF = 0$
- Single byte instruction

ARM v7 LDMIAEQ Instruction

LDMIAEQ SP! , {R4-R7 , PC}

- **LoaD Multiple, Increment-Address**
 - Writes to 7 registers from 6 loads
 - Only executes if **EQ** condition code is set
 - Writes to the PC (a conditional branch)
 - Can change instruction sets
-
- Idiom for "stack pop and return from a function call"



RISC-V Origin Story

- x86 impossible –IP issues, too complex
- ARM mostly impossible – no 64-bit (at the time), IP issues, complex
- A “3-month project” in summer 2010 to develop a clean-slate ISA
 - Andrew Waterman, Yunsup Lee, Dave Patterson, Krste Asanovic principal designers
- Four years later, we released frozen base user spec
 - First public specification released in May 2011
 - Many tapeouts and several publications along the way

Why are outsiders complaining about changes to RISC-V in Berkeley classes?

Why is name RISC-V? (pronounced “risk-five”)



RISC-I



RISC II



SOAR (aka RISC-III)



SPUR (aka RISC-IV)



RISC-V
(Raven-1,
28nm FDSOI,
2011)

Universal ISA Requirements

- Works well with existing software stacks, languages
- Is native hardware ISA, not virtual machine/ANDF
- Suits all sizes of processor, from smallest microcontroller to largest supercomputer
- Suits all implementation technologies, FPGA, ASIC, full-custom, future device technologies...
- Efficient for all microarchitecture styles: microcoded, in-order, decoupled, out-of-order, single-issue, superscalar, ...
- Supports extensive specialization to act as base for customized accelerators
- Stable: not changing, not disappearing

Why Didn't Other Open ISAs Take Off?

- **SPARC V8** - To its credit, Sun Microsystems made SPARC V8 an IEEE standard in 1994
 - Sun, Gaisler offered open-source cores
 - ISA now owned by Oracle
- **OpenRISC** - GNU open-source effort started in 1999, based on DLX from *Computer Architecture: AQA*
 - 64-bit ISA was in progress in 2010
 - Didn't separate Architecture and Implementation
- Competing in microprocessor era – now in SoC era
- Don't meet the needs of a universal ISA





What's Different about RISC-V?

- *Simple*
 - Far smaller than other commercial ISAs
- *Clean-slate design*
 - Clear separation between user and privileged ISA
 - Avoids μ architecture or technology-dependent features
- A *modular* ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for *extensibility/specialization*
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- *Stable*
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions




RISC-V Base Plus Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - RV32E is 16-register subset of RV32I
 - Only <50 hardware instructions needed for base
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, “General-purpose” ISA
 - Q: Quad-precision floating-point
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format
- Above user-level ISA components frozen in 2014
 - Supported forever after

Status as of “today”

Name	Description	Version	Status ^[a]
Base			
RV32I	Base Integer Instruction Set, 32-bit	2.0	Frozen
RV32E	Base Integer Instruction Set (embedded), 32-bit, 16 registers	1.9	Open
RV64I	Base Integer Instruction Set, 64-bit	2.0	Frozen
RV128I	Base Integer Instruction Set, 128-bit	1.7	Open
Extension			
M	Standard Extension for Integer Multiplication and Division	2.0	Frozen
A	Standard Extension for Atomic Instructions	2.0	Frozen
F	Standard Extension for Single-Precision Floating-Point	2.0	Frozen
D	Standard Extension for Double-Precision Floating-Point	2.0	Frozen
G	Shorthand for the base and above extensions	N/A	N/A
Q	Standard Extension for Quad-Precision Floating-Point	2.0	Frozen
L	Standard Extension for Decimal Floating-Point	0.0	Open
C	Standard Extension for Compressed Instructions	2.0	Frozen
B	Standard Extension for Bit Manipulation	0.37	Open
J	Standard Extension for Dynamically Translated Languages	0.0	Open
T	Standard Extension for Transactional Memory	0.0	Open
P	Standard Extension for Packed-SIMD Instructions	0.1	Open
V	Standard Extension for Vector Operations	0.2	Open
N	Standard Extension for User-Level Interrupts	1.1	Open

RISC-V Standard Base ISA Details




- 32-bit fixed-width, naturally aligned instructions
- 31 integer registers x1-x31, plus x0 zero register
- **rd/rs1/rs2** in fixed location, no implicit registers
- Immediate field (instr[31]) always sign-extended
- Floating-point adds f0-f31 registers plus FP CSR, also fused mul-add four-register format
- Designed to support PIC and dynamic linking

“A”: Atomic Operations Extension

Two classes:

- Atomic Memory Operations (AMO)
 - Fetch-and-op,
op=ADD,OR,XOR,MAX,MIN,MAXU,MINU
- Load-Reserved/Store Conditional
 - With forward progress guarantee for short sequences
- All atomic operations can be annotated with two bits (Acquire/Release) to implement release consistency or sequential consistency
- *Current issues in memory model being resolved*



Variable-Length Encoding

xxxxxxxxxxxxxxxxaa			16-bit (aa \neq 11)
xxxxxxxxxxxxxxxx		xxxxxxxxxxxxbbb11	32-bit (bbb \neq 111)
...xxxx	xxxxxxxxxxxxxxxx	xxxxxxxxxx011111	48-bit
...xxxx	xxxxxxxxxxxxxxxx	xxxxxxxxxx011111	64-bit
...xxxx	xxxxxxxxxxxxxxxx	xnnnxxxxx111111	(80+16*nnn)-bit, nnn \neq 111
...xxxx	xxxxxxxxxxxxxxxx	x111xxxxx111111	Reserved for \geq 192-bits

Byte Address: base+4 base+2 base

- Extensions can use any multiple of 16 bits as instruction length
- Branches/Jumps target 16-bit boundaries even in fixed 32-bit base
 - Consumes 1 extra bit of jump/branch address


“C”: Compressed Instruction Extension

- Compressed code important for:
 - low-end embedded to save static code space
 - high-end commercial workloads to reduce cache footprint
- C extension adds 16-bit compressed instructions
 - 2-address forms with all 32 registers
 - 2/3-address forms with most frequent 8 registers
- 1 compressed instruction expands to 1 base instruction
 - Assembly lang. programmer & compiler oblivious
 - RVC \Rightarrow RVI decoder only ~ 700 gates ($\sim 2\%$ of small core)
- All original 32-bit instructions retain encoding but now can be 16-bit aligned
- 50%-60% instructions compress \Rightarrow 25%-30% smaller




SPECint2006 compressed code size with save/restore optimization (relative to “standard” RVC)

32-bit Address



64-bit Address



- RISC-V now smallest ISA for 32- and 64-bit addresses
- All results with same GCC compiler and options

- Four privilege modes
 - User (U-mode)
 - Supervisor (S-mode)
 - Hypervisor (H-mode)
 - Machine (M-mode)
- Supported combinations of modes:
 - M (simple embedded systems)
 - M, U (embedded systems with protection)
 - M, S, U (systems running Unix-style operating systems)
 - M, H, S, U (systems running Hypervisors)




Simple Embedded Systems (M-mode only)

- No address translation/protection
 - “Mbare” bare-metal mode
 - Trap bad physical addresses precisely
- All code inherently trusted

- Low implementation cost
 - 2^7 bits of architectural state (in addition to user ISA)
 - $+2^7$ more bits for timers
 - $+2^7$ more for basic performance counters

Secure Embedded Systems (M, U modes)

- M-mode runs secure boot and runtime monitor
- Embedded code runs in U-mode
- Physical memory protection on U-mode accesses
- Interrupt handling can be delegated to U-mode code
 - User-level interrupt support
- Provides arbitrary number of isolated subsystems






Virtual Memory Architectures (M, S, U modes)

- Designed to support current Unix-style operating systems
- Sv32 (RV32)
 - Demand-paged 32-bit virtual-address spaces
 - 2-level page table
 - 4 KiB pages, 4 MiB megapages
- Sv39 (RV64)
 - Demand-paged 39-bit virtual-address spaces
 - 3-level page table
 - 4 KiB pages, 2 MiB megapages, 1 GiB gigapages
- Sv48, Sv57, Sv64 (RV64)
 - Sv39 + 1/2/3 more page-table levels

S-Mode runs on top of M-mode

- M-mode runs secure boot and monitor
- S-mode runs OS (OS always runs virtualized)
- U-mode runs application on top of OS or M-mode
- Monitor can provide physical resource partitioning, simple hypervisor (space for separate H-mode)





RV32I

RISC-V



RISC-V Reference Card

Base Integer Instructions (32|64|128)

Category	Name	Fmt	RV{32 64 128}I Base
Loads	Load Byte	I	LB rd,rs1,imm
	Load Halfword	I	LH rd,rs1,imm
	Load Word	I	L{W D Q} rd,rs1,imm
	Load Byte Unsigned	I	LBU rd,rs1,imm
	Load Half Unsigned	I	L{H W D}U rd,rs1,imm
Stores	Store Byte	S	SB rs1,rs2,imm
	Store Halfword	S	SH rs1,rs2,imm
	Store Word	S	S{W D Q} rs1,rs2,imm
Shifts	Shift Left	R	SLL{W D} rd,rs1,rs2
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt
	Shift Right	R	SRL{W D} rd,rs1,rs2
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt
	Shift Right Arithmetic	R	SRA{W D} rd,rs1,rs2
	Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2
	ADD Immediate	I	ADDI{W D} rd,rs1,imm
	SUBtract	R	SUB{W D} rd,rs1,rs2
	Load Upper Imm	U	LUI rd,imm
	Add Upper Imm to PC	U	AUIPC rd,imm
Logical	XOR	R	XOR rd,rs1,rs2
	XOR Immediate	I	XORI rd,rs1,imm
	OR	R	OR rd,rs1,rs2
	OR Immediate	I	ORI rd,rs1,imm
	AND	R	AND rd,rs1,rs2
AND Immediate	I	ANDI rd,rs1,imm	
Compare	Set <	R	SLT rd,rs1,rs2
	Set < Immediate	I	SLTI rd,rs1,imm
	Set < Unsigned	R	SLTU rd,rs1,rs2
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm
Branches	Branch =	SB	BEQ rs1,rs2,imm
	Branch ≠	SB	BNE rs1,rs2,imm
	Branch <	SB	BLT rs1,rs2,imm
	Branch ≥	SB	BGE rs1,rs2,imm
	Branch < Unsigned	SB	BLTU rs1,rs2,imm
	Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm
Jump & Link	J&L	UJ	JAL rd,imm
	Jump & Link Register	I	JALR rd,rs1,imm
Synch	Synch thread	I	FENCE
	Synch Instr & Data	I	FENCE.I
System	System CALL	I	SCALL
	System BREAK	I	SBREAK
Counters	Read CYCLE	I	RDCYCLE rd
	Read CYCLE upper Half	I	RDCYCLEH rd
	Read TIME	I	RDTIME rd
	Read TIME upper Half	I	RDTIMEH rd
	Read INSTR RETired	I	RDINSTRET rd
Read INSTR upper Half	I	RDINSTRETH rd	

+14 Privileged


+ 8 for M

+ 34 for F, D, Q

+ 46 for C

+ 11 for A

32-bit Instruction Formats





RV32I / RV64I / RV128I + M, A, F, D, Q, C

RISC-V





RISC-V Reference Card

Base Integer Instructions (32{64}128)						RV Privileged Instructions (32{64}128)						3 Optional FP Extensions: RV32{F D Q}						Optional Compressed Instructions: RVC						
Category	Name	Fmt	RV{32{64}128} Base			Category	Name	Fmt	RV mnemonic			Category	Name	Fmt	RV{F D Q} (HP/SP, DP, QP)			Category	Name	Fmt	RVC			
Loads	Load Byte	I	LB	rd,rs1,imm	Stores	Store Byte	S	SB	rs1,rs2,imm	Shifts	Shift Left	R	SLL{W D}	rd,rs1,rs2	Arithmetic	ADD	R	FADD.{S D Q}	rd,rs1,rs2	Loads	Load Word	CL	C.LW	rd',rs1',imm
	Load Halfword	I	LH	rd,rs1,imm		Store Halfword	S	SH	rs1,rs2,imm		Shift Left Immediate	I	SLLI{W D}	rd,rs1,shamt		Subtract	R	FSUB.{S D Q}	rd,rs1,rs2		Load Word SP	CI	C.LWSP	rd,imm
	Load Word	I	L{W D Q}	rd,rs1,imm		Store Word	S	S{W D Q}	rd,rs1,imm		Shift Right	R	SRL{W D}	rd,rs1,rs2		Multiply	R	FMUL.{S D Q}	rd,rs1,rs2		Load Double	CI	C.LD	rd',rs1',imm
	Load Byte Unsigned	I	LBU	rd,rs1,imm		Change Level	R	ECALL	rd,rs1,imm		Shift Right Immediate	I	SRLI{W D}	rd,rs1,shamt		Divide	R	FDIV.{S D Q}	rd,rs1,rs2		Load Double SP	CI	C.LDSP	rd,imm
	Load Half Unsigned	I	LHU	rd,rs1,imm		Environment Breakpoint	R	EBREAK	rd,rs1,imm		Shift Right Arithmetic	R	SRA{W D}	rd,rs1,rs2		Square Root	R	FSQRT.{S D Q}	rd,rs1		Load Quad	CL	C.LQ	rd',rs1',imm
Stores	Store Byte	S	SB	rs1,rs2,imm	Environment Return	R	ERET	rd,rs1,imm	Shift Right Arithmetic Immediate	R	SRAI{W D}	rd,rs1,shamt	Mul-Add	R	FMADD.{S D Q}	rd,rs1,rs2,rs3	Load Quad SP	CI	C.LQSP	rd,imm				
	Store Halfword	S	SH	rs1,rs2,imm	Trap Redirect to Supervisor	R	MRTS	rd,rs1,imm	Shift Right Arithmetic Shift Right Arithmetic	R	SRAI{W D}	rd,rs1,shamt	Negative Multiply-Subtract	R	FMSUB.{S D Q}	rd,rs1,rs2,rs3	Load Byte Unsigned	CL	C.LBU	rd',rs1',imm				
	Store Word	S	S{W D Q}	rd,rs1,imm	Redirect Trap to Hypervisor	R	MRTH	rd,rs1,imm	Interrupt	R	WFI	rd,rs1,imm	Negative Multiply-Subtract	R	FMNSUB.{S D Q}	rd,rs1,rs2,rs3	Float Load Word	CL	C.FLW	rd',rs1',imm				
	Store Halfword Unsigned	S	SHU	rs1,rs2,imm	Hypervisor Trap to Supervisor	R	HRTS	rd,rs1,imm	MMU Supervisor FENCE	R	WFENCE.VM	rs1	Negative Multiply-Subtract	R	FMNSUB.{S D Q}	rd,rs1,rs2,rs3	Float Load Double	CL	C.FLD	rd',rs1',imm				
	Store Word Unsigned	S	SHU	rs1,rs2,imm	Interrupt Wait for Interrupt	R	WFI	rd,rs1,imm					Xor SIGN source	R	FSGNJX.{S D Q}	rd,rs1,rs2	Float Load Word SP	CI	C.FLWSP	rd,imm				
Shifts	Shift Left	R	SLL{W D}	rd,rs1,rs2	MMU Supervisor FENCE	R	WFENCE.VM	rs1									Float Load Double SP	CI	C.FLDSF	rd,imm				
	Shift Left Immediate	I	SLLI{W D}	rd,rs1,shamt																				
	Shift Right	R	SRL{W D}	rd,rs1,rs2																				
	Shift Right Immediate	I	SRLI{W D}	rd,rs1,shamt																				
	Shift Right Arithmetic	R	SRA{W D}	rd,rs1,rs2																				
Arithmetic	ADD	R	ADD{W D}	rd,rs1,rs2																				
	ADD Immediate	I	ADDI{W D}	rd,rs1,imm																				
	SUBtract	R	SUB{W D}	rd,rs1,rs2																				
	Load Upper Imm	U	LUI	rd,imm																				
	Add Upper Imm to PC	U	AUIPC	rd,imm																				
Logical	XOR	R	XOR	rd,rs1,rs2																				
	XOR Immediate	I	XORI	rd,rs1,imm																				
	OR	R	OR	rd,rs1,rs2																				
	OR Immediate	I	ORI	rd,rs1,imm																				
	AND	R	AND	rd,rs1,rs2																				
Compare	AND Immediate	I	ANDI	rd,rs1,imm																				
	Set <	R	SLT	rd,rs1,rs2																				
	Set < Immediate	I	SLTI	rd,rs1,imm																				
	Set < Unsigned	R	SLTU	rd,rs1,rs2																				
	Set < Imm Unsigned	I	SLTIU	rd,rs1,imm																				
Branches	Branch =	SB	BEQ	rs1,rs2,imm																				
	Branch #	SB	BNE	rs1,rs2,imm																				
	Branch <	SB	BLT	rs1,rs2,imm																				
	Branch >	SB	BGE	rs1,rs2,imm																				
	Branch < Unsigned	SB	BLTU	rs1,rs2,imm																				
Jump & Link	Branch ≥	SB	BGEU	rs1,rs2,imm																				
	Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm																				
	Jump & Link	J&L	UJ	JAL	rd,imm																			
	Jump & Link Register	J&L	UJ	JALR	rd,rs1,imm																			
	Synch	I	FENCE	rd,rs1,imm																				
System	Synch Instr & Data	I	FENCE.I	rd,rs1,imm																				
	System CALL	I	SCALL	rd,rs1,imm																				
	System BREAK	I	SBREAK	rd,rs1,imm																				
	Counters	I	RDCYCLE	rd																				
	Read CYCLE upper Half	I	RDCYCLEH	rd																				
Counters	Read TIME	I	RDTIME	rd																				
	Read TIME upper Half	I	RDTIMEH	rd																				
	Read INSTR RETired	I	RDINSTRET	rd																				
	Read INSTR upper Half	I	RDINSTRETH	rd																				

+ 6 for 64{F|D|Q}/128{F|D|Q}

16-bit (RVC) and 32-bit Instruction Formats





RV32I / RV64I / RV128I + M, A, F, D, Q, C

RISC-V “Green Card”



RISC-V Reference Card

Base Integer Instructions (32 64 128)					RV Privileged Instructions (32 64 128)					3 Optional FP Extensions: RV32{F D Q}					Optional Compressed Instructions: RVC																																																																																																																																																																																											
Category	Name	Fmt	RV{32 64 128} Base		Category	Name	Fmt	RV mnemonic		Category	Name	Fmt	RV{F D Q} (HP/SP, DP, QP)		Category	Name	Fmt	RVC																																																																																																																																																																																								
Loads	Load Byte	I	LB	rd, rs1, imm	CSR Access	Atomic R/W	R	CSR	rd, csr, rs1	Load	Load	I	FL{W,D,Q}	rd, rs1, imm	Loads	Load Word	CL	C.LW	rd', rs1', imm																																																																																																																																																																																							
	Load Halfword	I	LH	rd, rs1, imm		Atomic Read & Set Bit	R	CSR	rd, csr, rs1		Store	Store	S	FS{W,D,Q}		rs1, rs2, imm	Load Word SP	CI	C.LWSP	rd, imm																																																																																																																																																																																						
	Load Word	I	L{W D Q}	rd, rs1, imm		Atomic Read & Clear Bit	R	CSR	rd, csr, rs1			Arithmetic	ADD	R		FADD.{S D Q}	rd, rs1, rs2	Load Double	CI	C.LD	rd', rs1', imm																																																																																																																																																																																					
	Load Byte Unsigned	I	LBU	rd, rs1, imm		Atomic R/W Imm	R	CSR	rd, csr, imm				SUBtract	R		FSUB.{S D Q}	rd, rs1, rs2	Load Double SP	CI	C.LDSP	rd, imm																																																																																																																																																																																					
	Load Half Unsigned	I	LH{W D U}	rd, rs1, imm		Atomic Read & Set Bit Imm	R	CSR	rd, csr, imm				MULTIply	R		FMUL.{S D Q}	rd, rs1, rs2	Load Quad	CL	C.LQ	rd', rs1', imm																																																																																																																																																																																					
					Atomic Read & Clear Bit Imm	R	CSR	rd, csr, imm	DIVide	R			FDIV.{S D Q}	rd, rs1, rs2	Load Quad SP	CI	C.LQSP	rd, imm																																																																																																																																																																																								
Stores	Store Byte	S	SB	rs1, rs2, imm	Change Level	Env. Call	R	ECALL		Mul-Add	Multiple-ADD		R	FMADD.{S D Q}	rd, rs1, rs2, rs3	Load Byte Unsigned	CL	C.LBU	rd', rs1', imm																																																																																																																																																																																							
	Store Halfword	S	SH	rs1, rs2, imm		Environment Breakpoint	R	EBREAK			Multiply-SUBtract	R	FMSUB.{S D Q}	rd, rs1, rs2, rs3	Float Load Word	CL	C.FLW	rd', rs1', imm																																																																																																																																																																																								
	Store Word	S	S{W D Q}	rs1, rs2, imm		Environment Return	R	ERET			Negative Multiple-SUBtract	R	FMNSUB.{S D Q}	rd, rs1, rs2, rs3	Float Load Double	CL	C.FLD	rd', rs1', imm																																																																																																																																																																																								
Shifts	Shift Left	R	SLL{W D}	rd, rs1, rs2	Trap Redirect	to Supervisor	R	MRTS		Sign Inject	SIGN source	R	FSGNJ.{S D Q}	rd, rs1, rs2	Store Word	CS	C.SW	rs1', rs2', imm																																																																																																																																																																																								
	Shift Left Immediate	I	SLLI{W D}	rd, rs1, shamt		Redirect Trap to Supervisor	R	MRT			Negative SIGN source	R	FSGNJN.{S D Q}	rd, rs1, rs2	Store Word SP	CSS	C.SWSP	rs2, imm																																																																																																																																																																																								
	Shift Right	R	SRL{W D}	rd, rs1, rs2		Interrupt	R	MFI			Xor SIGN source	R	FSGNJX.{S D Q}	rd, rs1, rs2	Store Double	CS	C.SD	rs1', rs2', imm																																																																																																																																																																																								
	Shift Right Immediate	I	SRLI{W D}	rd, rs1, shamt		MMU	R	SFENCE.VM	rs1		MINimum	R	FMIN.{S D Q}	rd, rs1, rs2	Store Double SP	CSS	C.SDSP	rs2, imm																																																																																																																																																																																								
	Shift Right Arithmetic	I	SRA{W D}	rd, rs1, rs2		Optional Multiply-Divide Extension: RV32M						MAXimum	R	FMAX.{S D Q}	rd, rs1, rs2	Store Quad	CS	C.SQ	rs1', rs2', imm																																																																																																																																																																																							
Shift Right Arith Imm	I	SRAI{W D}	rd, rs1, shamt	Category	Name	Fmt	RV32M (Mult-Div)		Compare	Compare Float <	R	FEQ.{S D Q}	rd, rs1, rs2	Store Quad SP	CSS	C.SQSP	rs2, imm																																																																																																																																																																																									
Arithmetic	ADD	R	ADD{W D}	rd, rs1, rs2	MULTIply	MULTIply	R	MUL{W D}		rd, rs1, rs2	Compare Float <=	R	FLT.{S D Q}	rd, rs1, rs2	Float Store Word	CSS	C.FSW	rd', rs1', imm																																																																																																																																																																																								
	ADD Immediate	I	ADDI{W D}	rd, rs1, imm	MULTIply Half Sign/Uns	R	MULHSU	rd, rs1, rs2		MULTIply upper Half	R	MULHU	rd, rs1, rs2	Float Store Double	CSS	C.FSD	rd', rs1', imm																																																																																																																																																																																									
	SUBtract	R	SUB{W D}	rd, rs1, rs2	DIVide	DIVide	R	DIV{W D}		rd, rs1, rs2	Compare Float <=	R	FLE.{S D Q}	rd, rs1, rs2	Float Store Word SP	CSS	C.FSWSP	rd, imm																																																																																																																																																																																								
	Load Upper Imm	U	LUI	rd, imm	DIVide Unsigned	R	DIVU	rd, rs1, rs2		REMAinder	R	REM{W D}	rd, rs1, rs2	Float Store Double SP	CSS	C.FSDSP	rd, imm																																																																																																																																																																																									
	Add Upper Imm to PC	U	AUIPC	rd, imm	REMAinder Unsigned	R	REMU{W D}	rd, rs1, rs2	Optional Atomic Instruction Extension: RVA																																																																																																																																																																																																	
Logical	XOR	R	XOR	rd, rs1, rs2	Category	Name	Fmt	RV{32 64 128}A (Atomic)		Move	Move from Integer	R	FMV.S.X	rd, rs1	Convert	Convert from Int	R	FCVT.{S D Q}.W	rd, rs1																																																																																																																																																																																							
	XOR Immediate	I	XORI	rd, rs1, imm	Load	Load Reserved	R	LR.{W D Q}	rd, rs1		Convert from Int Unsigned	R	FCVT.{S D Q}.WU	rd, rs1		Convert to Int	R	FCVT.W.{S D Q}	rd, rs1																																																																																																																																																																																							
	OR	R	OR	rd, rs1, rs2	Store	Store Conditiona	R	SC.{W D Q}	rd, rs1, rs2		Convert to Int Unsigned	R	FCVT.WU.{S D Q}	rd, rs1		Configuration	Read Stat	R	FRCSR	rd																																																																																																																																																																																						
	OR Immediate	I	ORI	rd, rs1, imm	Swap	SWAP	R	AMOSWAP.{W D Q}	rd, rs1, rs2		Read Rounding Mode	R	FRRM	rd			Read Immediate	CI	C.LI	rd, imm																																																																																																																																																																																						
	AND	R	AND	rd, rs1, rs2	Add	ADD	R	AMOADD.{W D Q}	rd, rs1, rs2		Read Flags	R	FRFLAGS	rd			Load Upper Imm	CI	C.LUI	rd, imm																																																																																																																																																																																						
AND Immediate	I	ANDI	rd, rs1, imm	Logical	XOR	R	AMOXOR.{W D Q}	rd, rs1, rs2	Swap Status Reg	R	FSCSR	rd, rs1	Load Imm	CI	C.ADDIW		rd, imm																																																																																																																																																																																									
					AND	R	AMOAND.{W D Q}	rd, rs1, rs2	Swap Rounding Mode	R	FSRM	rd, rs1	ADD SP Imm * 16	CI	C.ADDI16SP		x0, imm																																																																																																																																																																																									
Compare	Set <	R	SLT	rd, rs1, rs2	OR	R	AMOOR.{W D Q}	rd, rs1, rs2	Swap Flags	R	FSFLAGS	rd, rs1	ADD SP Imm * 4	CIW	C.ADDI4SPN	rd', imm																																																																																																																																																																																										
	Set < Immediate	I	SLTI	rd, rs1, imm	MIN/Max	MINimum	R	AMOMIN.{W D Q}	rd, rs1, rs2	Swap Rounding Mode Imm	I	FSRMI	rd, imm	ADD SP Imm * 4	CIW	C.ADDI4SPN	rd', imm																																																																																																																																																																																									
	Set < Unsigned	R	SLTU	rd, rs1, rs2	MAXimum	R	AMOMAX.{W D Q}	rd, rs1, rs2	Swap Flags Imm	I	FSFLAGSI	rd, imm	Load Immediate	CI	C.LI	rd, imm																																																																																																																																																																																										
	Set < Imm Unsigned	I	SLTIU	rd, rs1, imm	MINimum Unsigned	R	AMOMINU.{W D Q}	rd, rs1, rs2	Convert to Int Unsigned	R	FCVT.{L T}.U	rd, rs1	Load Upper Imm	CI	C.LUI	rd, imm																																																																																																																																																																																										
					MAXimum Unsigned	R	AMOMAXU.{W D Q}	rd, rs1, rs2	Convert to Int Unsigned	R	FCVT.{L T}U.U	rd, rs1	Jump	CJ	C.J	imm																																																																																																																																																																																										
Branches	Branch =	SB	BEQ	rs1, rs2, imm	16-bit (RVC) and 32-bit Instruction Formats					3 Optional FP Extensions: RV{64 128}{F D Q}	Category	Name	Fmt	RV{F D Q} (HP/SP, DP, QP)					Shifts	Shift Left Imm	CI	C.SLLI	rd, imm																																																																																																																																																																																			
	Branch ≠	SB	BNE	rs1, rs2, imm	<table border="1"> <tr> <th colspan="16">RV{32 64 128} Base</th> </tr> <tr> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>funct4</td><td colspan="3">imm</td><td colspan="3">rd/rs1</td><td colspan="3">imm</td><td colspan="3">rs2</td><td colspan="3">op</td> </tr> <tr> <td>funct3</td><td colspan="3">imm</td><td colspan="3">rd/rs1</td><td colspan="3">imm</td><td colspan="3">rs2</td><td colspan="3">op</td> </tr> <tr> <td>funct3</td><td colspan="3">imm</td><td colspan="3">imm</td><td colspan="3">rd'</td><td colspan="3">op</td> </tr> </table>	RV{32 64 128} Base																15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	funct4	imm			rd/rs1			imm			rs2			op			funct3	imm			rd/rs1			imm			rs2			op			funct3	imm			imm			rd'			op			<table border="1"> <tr> <th colspan="16">RV{64 128}{F D Q}</th> </tr> <tr> <td>31</td><td>30</td><td>25</td><td>24</td><td>21</td><td>20</td><td>19</td><td>15</td><td>14</td><td>12</td><td>11</td><td>8</td><td>7</td><td>6</td><td>0</td> </tr> <tr> <td>funct7</td><td colspan="3">imm[11:0]</td><td colspan="3">rs2</td><td colspan="3">rs1</td><td colspan="3">funct3</td><td colspan="3">rd</td><td colspan="3">opcode</td> </tr> <tr> <td colspan="4">imm[11:5]</td><td colspan="3">rs2</td><td colspan="3">rs1</td><td colspan="3">funct3</td><td colspan="3">imm[4:0]</td><td colspan="3">opcode</td> </tr> <tr> <td>imm[12]</td><td>imm[10:5]</td><td colspan="3">rs2</td><td colspan="3">rs1</td><td colspan="3">funct3</td><td>imm[4:1]</td><td colspan="2">imm[11]</td><td colspan="3">opcode</td> </tr> <tr> <td colspan="5">imm[31:12]</td><td colspan="3">rd</td><td colspan="3">opcode</td> </tr> <tr> <td>imm[20]</td><td colspan="2">imm[10:1]</td><td colspan="2">imm[11]</td><td colspan="2">imm[19:12]</td><td colspan="3">rd</td><td colspan="3">opcode</td> </tr> </table>	RV{64 128}{F D Q}																31	30	25	24	21	20	19	15	14	12	11	8	7	6	0	funct7	imm[11:0]			rs2			rs1			funct3			rd			opcode			imm[11:5]				rs2			rs1			funct3			imm[4:0]			opcode			imm[12]	imm[10:5]	rs2			rs1			funct3			imm[4:1]	imm[11]		opcode			imm[31:12]					rd			opcode			imm[20]	imm[10:1]		imm[11]		imm[19:12]		rd			opcode			Shift Right Immediate	CB	C.SRLI	rd', imm					
	RV{32 64 128} Base																																																																																																																																																																																																									
	15	14	13	12		11	10	9	8					7	6	5	4	3		2	1	0																																																																																																																																																																																				
	funct4	imm				rd/rs1			imm					rs2			op																																																																																																																																																																																									
funct3	imm			rd/rs1			imm			rs2			op																																																																																																																																																																																													
funct3	imm			imm			rd'			op																																																																																																																																																																																																
RV{64 128}{F D Q}																																																																																																																																																																																																										
31	30	25	24	21	20	19	15	14	12	11	8	7	6	0																																																																																																																																																																																												
funct7	imm[11:0]			rs2			rs1			funct3			rd			opcode																																																																																																																																																																																										
imm[11:5]				rs2			rs1			funct3			imm[4:0]			opcode																																																																																																																																																																																										
imm[12]	imm[10:5]	rs2			rs1			funct3			imm[4:1]	imm[11]		opcode																																																																																																																																																																																												
imm[31:12]					rd			opcode																																																																																																																																																																																																		
imm[20]	imm[10:1]		imm[11]		imm[19:12]		rd			opcode																																																																																																																																																																																																
Branch >	SB	BGE	rs1, rs2, imm	Branches	Branch =0	CB	C.BEQZ	rs1', imm	Jump	Jump	CJ	C.J	imm	Jump & Link	J&L	CJ	C.JAL	imm																																																																																																																																																																																								
Branch < Unsigned	SB	BLTU	rs1, rs2, imm		Branch ≠0	CB	C.BNEZ	rs1', imm		Jump Register	CR	C.JR	rd, rs1		Jump & Link Register	CR	C.JALR	rs1																																																																																																																																																																																								
Branch ≥	SB	BGEU	rs1, rs2, imm		AND	CS	C.AND	rd', rs2'		System	CI	C.EBREAK																																																																																																																																																																																														
Jump & Link	J&L	UJ	JAL		rd, imm	OR	CS	C.OR		rd', rs2'																																																																																																																																																																																																
Jump & Link Register	J&L	UJ	JALR		rd, rs1, imm	AND Immediate	CB	C.ANDI		rd', rs2'																																																																																																																																																																																																



RISC-V Foundation

- Mission statement
 - “to standardize, protect, and promote the free and open RISC-V instruction set architecture and its hardware and software ecosystem for use in all computing devices.”
- Established as a 501(c)(6) non-profit corporation on August 3, 2015
- Rick O’Connor recruited as Executive Director
- First year, 41+ “founding” members. Additional members welcome:
 - Platinum (\$25K/year)
 - Gold (\$10K/year)
 - Silver (\$5K/year)



Foundation Principles

- The RISC-V ISA and related standards shall remain open and license-free to all parties. The standard specifications shall always be publicly available as an online download.
- The compatibility test suites shall always be publicly available as a source-code download.
- To protect the standard, only members of the Foundation in good standing can use “RISC-V” and associated trademarks for commercial products, and only for devices that pass the tests in the open-source compatibility suites maintained by the Foundation.

Foundation Members (48+)

Platinum:



Gold, Silver, Auditors:



Who is SiFive?

Best-in-class team with technology depth and breadth

Founders & Execs



Yunsup Lee
CTO



Krste Asanovic
Chief Architect



Andrew Waterman
Chief Engineer



Jack Kang
VP Product/BD



Stefan Dyckerhoff
Interim CEO, VC



Sander Arts
CMO

Key Leaders & Team



Han Chen
Chip Implementation



Ali Habibi
Verification



SiFive Product Offerings: CPU IP & SoCs

Common hardware platform, Standard software, Customized features

CPU Core IP



ARM Cortex-M Series Replacement

- 32-bit CPU
- Replaces M0, M0+, M3, M4, M23, M33
- 2x Perf/Watt
- Custom Extensions



ARM Cortex-A Series Replacement

- 32-bit and 64-bit CPUs
- Replaces A5, A7, A32, A35, A8, A9, A53,
- 2x Perf/Watt
- Custom Extensions

SiFive Freedom SoCs



Low cost, 32-bit microcontrollers

- Edge Computing
- Embedded
- Smart IOT
- Wearables



High performance, 64-bit multi-core SoCs

- Datacenter Accelerators
- Storage / SSD Controllers
- Networking / Baseband



Learning More about RISC-V

- Website **riscv.org** is primary resource
- Sign up for mailing lists/twitter at **riscv.org** to get announcements
- Ask Ted!
- 1st RISC-V workshop January 14-15, 2015, Monterey
- 2nd RISC-V workshop June 29-30, 2015, UC Berkeley
- 3rd RISC-V workshop January 5-6, 2016, Oracle, CA
- 4th RISC-V Workshop July 12-13, 2016, MIT, MA
- 5th RISC-V Workshop, November 29-30, 2016, Google, Mountain View, CA
- All workshops sold out!
- Material from all workshops at **riscv.org**

5th RISC-V Workshop November 2016

- Sold out! People turned away...
- 100+ companies, 360+ attendees
- Hosted at Google, Mountain View
- SiFive announced first commercial RISC-V SoC
- Next Workshop, Shanghai, May 9-10, 2017, hosted by NVIDIA



Summary: Why RISC-V?

- Free and open architecture, no proprietary lock-in
- Much simpler ISA than others (verification, security)
- Stable, will not change or disappear
- Enables better area/power/performance than other general-purpose ISAs at all design points
- Usable as base ISA for every core on SoC
- Readily and freely extensible

Modest RISC-V Project Goal

Become the industry-standard ISA for all computing devices



RISC-V Research Project Sponsors

- DoE Isis Project
- DARPA PERFECT program
- DARPA POEM program (Si photonics)
- STARnet Center for Future Architectures (C-FAR)
- Lawrence Berkeley National Laboratory
- Industrial sponsors (ParLab + ASPIRE)
 - Intel, Google, HPE, Huawei, LG, NEC, Microsoft, Nokia, NVIDIA, Oracle, Samsung

Questions?



Backup



RISC-V Architecture Roadmap

- **Nov 2016 - 5th workshop (@1.9.1 today)**
 - Agree/tweak plan, assign more leaders and doers
- **Feb 2017**
 - Priv-1.10.0
 - Debug spec ratified by Foundation
 - Calling convention fixed and documented
 - ELF format fixed and documented
 - M-mode/S-mode changes must be backwards-compatible after this date
- **March 2017**
 - Memory model changes must be backwards-compatible after this date
- **May 2017 - 6th workshop**
 - Priv-1.11.0
 - RV32EMAC RV32IMAFDQC RV64IMAFDQC ratified by Foundation
- **Aug 2017**
 - Priv-1.12.0
- **Nov 2017 - 7th workshop**
 - Priv-1.13.0 -> Priv-2.0 ratified?
 - V ratified by Foundation
 - Complete Linux/KVM, *BSD/Bhyve platform spec agreed