Joint ICTP-IAEA School on FPGA-based SoC and its Applications for Nuclear and Related Instrumentation | (smr 3562)

Contribution ID : 542

Type not specified

The FloPoCo arithmetic core generator

Friday, 29 January 2021 11:40 (0:50)

Content

Summary

Presenter(s) : FLORENT DE DINECHIN (National Institut of Applied Sciences, France)
Session Classification : Session 9