

Introduction to AXI — Custom IP

Cristian Sisterna

Universidad Nacional San Juan – C7 Technology Argentina


Need to Understand Device's Connectivity

- There is a need to get familiar with the way that different devices communicate each other in an Embedded System like a Zynq based system
- Learning and understanding the communication among devices will facilitate the design of Zynq based systems


All the devices in a Zynq system communicate each other based in a device interface standard developed by ARM, called AXI (ARM eXtended Interface):


AXI define a Point to Point Master/Slave Interface

Today's System-On-Chip



Interface Options





WishBone

OpenCore Cores (www.opencores.org)

Connectivity -> Standard

A standard

- All units talk based on the same standard (same protocol, same language)
- All units can easily talk to each other

Maintanence

- Design is easily maintained/updated
- Facilitate debug tasks

Re-Use

Developed cores can easily re-used in other systems


AXI – Memory Mapped Protocol

In memory-mapped protocols (AXI3, AXI4, and AXI4-Lite), all transactions involve write to o read from a target 'memory address' defined within a system memory space

Memory-mapped systems provide a more homogeneous way to view the system, because every IP Block is seeing as a memory address regardless the functionality, regardless the size of the IP Core, etc.

Note: The processing system block in the Zynq-7000 AP SoC devices use AXI3 memory-mapped interfaces. AXI3 is a subset of AXI4 and Xilinx tools automatically insert the necessary adaptation

AXI is Part of AMBA



Interface	Features	Burst	Data Width	Applications
AXI4	Traditional Address/Data Burst (single address, multiple data)	Up to 256	32 to 1024 bits	Embedded, Memory
AXI4-Stream	Data-Only, Burst	Unlimited	Any Number	DSP, Video, Communications
AXI4-Lite	Traditional Address/Data—No Burst (single address, single data)	1	32 or 64 bits	Small Control Logic, FSM

AXI – Vocabulary

Channel

Independent collection of AXI signals associated to a VALID signal

Interface

- Collection of one or more channels that expose an IP core's connecting a master to a slave
- Each IP core may have multiple interfaces

Bus

Multiple-bit signal (not an interface or channel)

Transfer

• Single clock cycle where information is communicated, qualified by a VALID handshake


Transaction

Complete communication operation across a channel, composed of a one or more transfers

Burst


Transaction that consists of more than one transfer

AXI Transactions / Master-Slave




Transactions: transfer of data from one point on the hardware to another point

AXI Interconnect



AXI Interconnect – Addressing & Decoding



Address Range: 4K

Address Offset: 0X4000_1000

Addresses: 0X4000_0000 - 0X4000_1FFF

Address Range: 4K

Address Offset: 0X4000_0000

Addresses: 0X4000_0000 - 0X4000_0FFF


Address Range: 64K

Address Offset: 0X4001_0000


Addresses: 0X4001_0000 - 0X4001_FFFF

AXI Interconnect Main Features


- Different Number of (up to 16)
 - Slave Ports
 - Master Ports
- Data Width Conversion
- Conversion from AXI3 to AXI4
- Register Slices (pipelining), Input/Output FIFOs
- Clock Domains Transfer




AXI Interface Example



AXI Interface Example



AXI Slave Signals




- Write Address Channel the signals contained within this channel are named in the format s_axi_aw...
- Write Data Channel the signals contained within this channel are named in the format s_axi_w...
- Write Response Channel the signals contained within this channel are named in the format s_axi_b...
- Read Address Channel the signals contained within this channel are named in the format s_axi_ar...
 - Read Data Channel the signals contained within this channel are named in the format s_axi_r...


Basic AXI Rd/Wr Process

AXI Channels Use A Basic "VALID/READY" Handshake


- 1 Master asserts and hold VALID when data is available
- 2 Slave asserts READY if able to accept data
- 3 Data and other signals transferred when VALID and READY = '1'
- 4 Master sends next DATA/other signals or deasserts VALID
- 5 Slave deasserts READY if no longer able to accept data



AXI Basic Handshake



AXI Channels



AXI4 Lite

- No Burst
- Single address, single data
- Data Width 32 or 64 bits
 (Xilinx IP only support 32)
- Very small size
- The AXI Interconnect is automatically generated




AXI4 (Full)

- Sometimes called "Full AXI"
 or "AXI Memory Mapped"
- Single address multiple data
 - Burst up to 256 data
- Data Width parameterizable
 - o 32, 64, 128, 256, 512, 1024 bits




AXI4 Stream

- No address channel, no read and write, always just Master to Slave
 - Just an AXI4 Write Channel
- Unlimited burst length
- Supports sparse, continuous, aligned, unaligned streams



AXI Stream




Custom AXI IPs

Different Soft IP Cores

Soft IP Cores				
	Pros	Cons		
HDL (hardware description language)	End user can modify it	Vendor will not support if IP is modified		
Encrypted HDL	Configurable using parameters	Customization is limited to the available parameters		
	Sported by the vendor			
Gate-Level Netlist	High performance	Customization is limited to the available parameters		
Synthesis, Place and Route are controlled by the end user				

IP Catalog Main Features

- □ Consistent, easy access
- Support for multiple physical locations, including shared network drives
- Access to the latest version of Xilinx-delivered IP
- Access to IP customization and generation using the Vivado IDE
- □ IP example designs
- Catalog filter options that let you filter by Supported Output Products, Supported Interfaces, Licensing, Provider, or Status




IP Packager

- ☐ The IP Packager allows a core to be packaged and included in the IP Catalog, or for distribution
- □ IP-XACT Industry Standard (IEEE) XML format to describe IP using meta-data
 - Ports
 - Interfaces
 - Configurable Parameters
 - Files, documentation
- IP-XACT only describes high level information about IP, not low level description, so does not replace HDL or Software
- Complete set of files include
 - □ Source code, Constraints, Test Benches (simulation files), documentation

ICTP


□ IP Packager can be run from Vivado on the current project, or on a specified directory

My IP – Vivado IP Packager



Custom IP Example

Steps to Follow



ICTP 29

```
entity pwm_simple is
  generic (
    port (
    -- clock & reset signals
    S_AXI_ACLK : in std_logic; -- AXI clock
    S_AXI_ARESETN : in std_logic; -- AXI reset, active
    -- control input signal
                                                 architecture beh of pwm_simple is
    duty_cycle : in std_logic_vector(31 d
                                                 begin
    -- PWM output
                                                  pwm_pr : process (S_AXI_ACLK, S_AXI_ARESETN) is
                    : out std_logic
    pwm
                                                     variable counter : unsigned(dc_bits-1 downto 0); -- count clocks tick
                                                  begin -- process pwm_pr
                                                    if (S_AXI_ARESETN = '0') then
end entity pwm_simple;
                                                      counter
                                                              := (others => '0');
                                                              <= '0';
                                                    elsif (rising_edge(S_AXI_ACLK)) then
                                                      counter := counter + 1;
                                                      if (counter < unsigned(duty_cycle(dc_bits-1 downto 0))) then
                                                       pwm <= '1';
                                                      else
                                                       pwm <= '0';
                                                     end if;
                                                    end if;
                                                  end process pwm_pr;
                                                 end architecture beh;
```

ICTP


```
? _ D G X
Sources
    ★ | + | ? | • •
    Design Sources (2)

✓ ■ my pwm ip cl vl 0(arch imp) (my pwm ip cl vl 0.vhd) (1)


        my_pwm_ip_cl_vl_0_S_AXI_inst: my_pwm_ip_cl_vl_0_S_AXI(arch_imp) (my_pwm_ip_cl_vl_0_S_AXI.vhd)
   > P-XACT (1)
    Constraints
    Simulation Sources (1)
                        Compile Order
Hierarchy
            Libraries
```


my_pwm_ip_c1_0_S_AXI.vhd: This VHDL file is the one that has the AXI Lite interface. You can open this file and try to understand the code by mainly reading the comments. etc.

```
my pwm ip cl vl 0 S AXI.vhd * × my pwm ip cl vl 0.vhd ( ) = ? []
'ictp_labs/my_ip_cores/pwm_cl/my_pwm_ip_cl_1.0/hdl/my_pwm_ip_cl_vl_0_S_AXI.vhd ×
Q 🕍 ← → ¼ 📵 🛍 🗙 // 📵 ♀
                                                                        ٠
386
387
          -- Add user logic here
388
            pwm pr : process (S AXI ACLK, S AXI ARESETN) is
389
             variable counter: unsigned(dc bits-1 downto 0); -- count cloc
390
          begin -- process pwm pr
391 €
            if (S AXI ARESETN = '0') then
392
              counter := (others => '0');
                       <= '0';
393
              DWM
            elsif (rising edge(S AXI ACLK)) then
394
395
              counter := counter + 1
              if (counter < unsigned (duty cycle((c bits-1 downto 0))) then
396 €
               pwm <= '1':
397
398
              else
399
               pwm <= '0';
400 (-
              ena 11:
            end if:
401
402
          end process pwm pr;
          -- User logic ends
403
404
      end arch imp;
405 F
```




Using My IP in Vivado






Using My IP in Vivado



Using My IP in SDK



Using My IP in SDK

```
lab_custom_ip_c2.sdk - C/C++ - lab_custom_ip_c2/src/lab_custom_ip_c2.c - Xilinx SDK
Project Explorer 

□
                  - -
                          lab custom ip c2.c ♡
                           ⊕// Advanced Workshop on FPGA-based Systems-on-Chip for
                             #include <stdio.h>
▼ <sup>25</sup> lab custom ip c2
                             #include "platform.h"
Binaries
                             #include "xparameters.h"
                            #include "my pwm ip c2.h"
▶ m Includes
                             #include "xil io.h"
▶ > Debug
 ▼ BSCC
                           ⊕int main()
  lab custom ip c2.c
                               int i;
  ▶ h platform config.h
                               int k=0x7FFF;
  ▶ o platform.c
                                printf("-- Start of the Program --\r\n");
  ▶ h platform.h
```

ICTP 37

This is the VHDL instantiation statement that is necessary to write in the my_pwm_ip_c1_0_S_AXI_inst.vhd file

```
U1: entity work.pwm_simple -- pwm_simple component instantiation

generic map (
    dc_bits => dc_bits)

port map(
    S_AXI_ACLK => S_AXI_ACLK,
    S_AXI_ARESETN => S_AXI_ARESETN,
    duty_cycle => slv_reg0,
    pwm => pwm


entity pwm_simple component instantiation

generic map (
    dc_bits => dc_bits)

port map(
    S_AXI_ACLK => S_AXI_ACLK,
    S_AXI_ACLK,
    S_AXI_ARESETN => S_AXI_ARESETN,
    duty_cycle => pwm
```

```
entity pwm_simple is
 generic (
                                   -- number of bits f
   dc_bits : integer := 16);
 port (
   -- clock & reset signals
   S_AXI_ACLK : in std_logic; -- AXI clock
   S_AXI_ARESETN : in std_logic;
                                    -- AXI reset, active
   -- control input signal
   duty_cycle : in std_logic_vector(31 downto 0);
   -- PWM output
                   : out std_logic
                                         -- pwn output
   pwm
end entity pwm_simple;
```


ICTP 3



ICTP

>
 Constraints


Simulation Sources (1)



ICTP

40

slv_reg0	reg0_control	in
slv_reg1	reg1_status	out
slv_reg2	reg2_pwm_dc_value	in
slv_reg3	reg3_ip_version	out
slv_reg4	reg4_pwm_dc_value	out



```
-- Description: generation of the PWM signal using Rd/Wr registers that
   -- will be Wr/Rd through the AXI bus.
14
15
   -- The following register are defined for this PWM IP:
17
18
   -- bit31 | ... | bit 4 | bit 3 | bit2 | bit 1 | bit 0 |
-- clear Enable invert PWM enable sw reset_n
-- interrupt interrupt output disable
20
  Register 1: Status Register
25
                                             interrupt PWM output
26
                                              request value
  Register 2
   -- Writable register: ARM will write into this register the PWM (duty cycle) value
30
   -- ------ Register 3 ------
   -- Readable register: hold the current version of the PWM IP module
33
34
   -- ----- Register 4 ------
```


ICTP

42

Lab Custom IP

Lab Custom IP

Basic PWM Functionality



$$Veff = Vs \frac{\tau o}{\tau c}$$
 (1)

VHDL Code for PWM Simple

```
entity pwm simple is
     generic (
10
       11
                                    -- cycle value
12
ext Bookmark ort (
14
       -- clock & reset signals
       S_AXI_ACLK : in std_logic; -- AXI clock
15
       S AXI ARESETN : in std logic; -- AXI reset, active low
16
       -- control input signal
17
       duty cycle : in std logic vector(31 downto 0);
18
       -- PWM output
19
              : out std logic -- pwn output
20
       OWIII.
    end entity pwm simple;
```

VHDL Code for PWM Simple

```
24
25

    architecture

26
    architecture beh of pwm simple is
27
28
    begin
      pwm pr : process (S AXI ACLK, S AXI ARESETN) is
29
         variable counter : unsigned(dc bits-1 downto 0); -- count clocks tick
30
     begin -- process pwm pr
31
        if (S AXI ARESETN = '0') then
32
          counter := (others => '0');
33
                    <= '0':
34
          pwm
        elsif (rising edge(S AXI ACLK)) then
35
          counter := counter + 1:
36
37
          if (counter < unsigned(duty cycle(dc bits-1 downto 0))) then</pre>
            pwm <= '1';
38
          else
39
            0' = mwg
40
          end if:
4.1
        end if:
42
      end process pwm pr;
43
    end architecture beh;
44
```

PWM IP Core - Case 1

```
-- Add user logic here
  pwm pr : process (S AXI ACLK, S AXI ARESETN) is
   variable counter : unsigned(dc bits-1 downto 0); -- count clocks tick
begin -- process pwm pr
  if (S AXI ARESETN = '0') then
    counter := (others => '0');
    pwm <= '0';
  elsif (rising edge(S AXI ACLK)) then
    counter := counter + 1;
    if (counter < unsigned (slv reg0 (dc bits-1 downto 0))) then</pre>
      pwm <= '1';
    else
     pwm <= '0';
    end if:
  end if;
end process pwm pr;
-- User logic ends
```

PWM IP Core - Case2

```
-- Add user logic here
Ul: entity work.pwm_simple -- pwm_simple component instantiation
    generic map (
        dc_bits => dc_bits)
    port map(
        S_AXI_ACLK => S_AXI_ACLK,
        S_AXI_ARESETN => S_AXI_ARESETN,
        duty_cycle => _____,
        pwm => pwm);
-- User logic ends
```

VHDL code for PWM Complete – Case 3 (1)

```
Description: generation of the PWM signal using Rd/Wr registers that
- will be Wr/Rd through the AXI bus.
The following register are defined for this PWM IP:
                    Register 0: Control Register -----
bit31 | ... | bit 4 | bit 3 | bit2 | bit 1 | bit 0 |
    clear Enable invert PWM enable sw reset n
                                            disable
             interrupt interrupt output
                Register 1: Status Register
bit31 | ... | ... ... ... ... | bit 1 | bit 0 |
                                           interrupt PWM output
                                                    value
                                            request
       ----- Register 2
 Writable register: ARM will write into this register the PWM (duty cycle) value
                         Register 3
 Readable register: hold the current version of the PWM IP module
                         Register 4
 Readable register: copy of Register 2, that can be read by the ARM
                          Outputs
 pwm: which is the PWM value, '0' or '1'
int pwm: which generate an int request (goes to 'l') on the falling edge
of the pwm ouptut.
```

VHDL code for PWM Complete – Case 3 (2)

```
entity declaration
entity pwm complete is
 generic (
   port (
   -- clock & reset signals
   S AXI ACLK : in std logic; -- AXI clock
   S AXI ARESETN : in std logic; -- AXI async reset, active low
   -- registers
   reg0_control : in std_logic_vector(31 downto 0);
regl_status : out std_logic_vector(31 downto 0);
   reg2 pwm dc value : in std logic vector(31 downto 0);
   reg3 ip version : out std logic vector(31 downto 0);
   reg4 pwm dc value : out std logic vector(31 downto 0);
   -- PWM output
   pwm : out std logic; -- pwn output;
   -- Int request output
   pwm int req : out std logic
end entity pwm complete;
```

VHDL code for PWM Complete – Case 3 (3)

```
architecture beh of pwm complete is
 -- PWM IP version constant declaration
 constant pwm version ctt : std logic vector(31 downto 0) := X"00010001"; -- V 1.1
 -- alias declaration for the different bits of the control register
 alias soft reset bit n: std logic is reg0 control(0); -- sw reset initialized by
                                                     -- PS7, active low
 alias enable bit : std logic is reg0 control(1); -- enable the whole PWM module
 alias pwm invert bit : std logic is reg0 control(2); -- invert the PWM output when 'l'
 alias enable int bit : std logic is reg0 control(3); -- enable int when 'l'
 alias clear int bit : std logic is reg0 control(4); -- clear int request
 alias duty cycle reg : std logic vector(31 downto 0) is reg2 pwm dc value(31 downto 0); -- initial
 -- internal signal declarations
 signal reset_n : std_logic;
                                                   -- global reset (hw and sw)
 signal pwm_i : std_logic;
                                   -- internal pwm generation
 signal pwm dly : std logic;
                                   -- one clock delayed version of pwm i
 signal pwm out i : std logic;
                                    -- internal pwm ouptut
 signal int req bit i : std logic;
                                                    -- internal int request signal
```

VHDL code for PWM Complete – Case 3 (4)

```
-- assign version number to version register
reg3 ip version <= pwm version ctt;
-- update status reg to be read by the ARM
regl status <= ((1) => int_req bit i, -- int request bit
              (0) => pwm out i, -- current pwm output value
              others => '0');
-- assign current duty cycle to read register
reg4 pwm dc value <= duty cycle reg; -- current value of duty cycle to be read
-- reset = hw reset or sf reset
reset n <= S AXI ARESETN and soft reset bit n;</pre>
pwm pr : process (S AXI ACLK, reset n) is
 begin --
  if (reset n = '0') then
   counter := (others => '0');
   pwm i <= '0';
  -- duty cycle reg <= 0X"0000FF00";
  elsif (rising edge(S AXI ACLK)) then
   if (enable bit = '1') then
     counter := counter + 1;
     if (counter < unsigned(duty cycle reg)) then</pre>
       pwm i <= 'l';
     else
      pwm i <= '0';
     end if:
   end if;
  end if:
end process pwm pr;
```

VHDL code for PWM Complete – Case 3 (5)

```
-- invert PWM output when required

pwm_out_i <= not pwm_i when (pwm_invert_bit = 'l') else pwm_i;

pwm <= pwm_out_i; -- entity output
```

```
-- int request bit goes to 'l' until clear int bit is 'l'
-- negative edge detection for pwm i to generate an interrupt request
-- the interrupt request is cleared by the software by writing 'l' to the
-- int clear bit in the control register
int req pr: process (S AXI ACLK, reset n) is
begin
 if (reset n = '0') then
   int req bit i <= '0';
  elsif (rising edge(S AXI ACLK)) then
    if (clear int bit='l') then
      int req bit i <= '0';
    elsif ((pwm i='0') and (pwm dly='1')) then -- neg edge detection
      int req bit i <= 'l';
    end if:
  end if:
end process int req pr;
```

VHDL code for PWM Complete – Case 3 (6)

```
architecture beh of pwm complete is
 -- PWM IP version constant declaration
 constant pwm version ctt : std logic vector(31 downto 0) := X"00010001"; -- V 1.1
 -- alias declaration for the different bits of the control register
 alias soft reset bit n: std logic is reg0 control(0); -- sw reset initialized by
                                                     -- PS7, active low
 alias enable bit : std logic is reg0 control(1); -- enable the whole PWM module
 alias pwm invert bit : std logic is reg0 control(2); -- invert the PWM output when 'l'
 alias enable int bit : std logic is reg0 control(3); -- enable int when 'l'
 alias clear int bit : std logic is reg0 control(4); -- clear int request
 alias duty cycle reg : std logic vector(31 downto 0) is reg2 pwm dc value(31 downto 0); -- initial
 -- internal signal declarations
 signal reset_n : std_logic;
                                                   -- global reset (hw and sw)
 signal pwm_i : std_logic;
                                   -- internal pwm generation
 signal pwm dly : std logic;
                                   -- one clock delayed version of pwm i
 signal pwm out i : std logic;
                                    -- internal pwm ouptut
 signal int req bit i : std logic;
                                                    -- internal int request signal
```

PWM IP Core Complete – Case 3 (7)

```
Ul: entity work.pwm complete -- pwm complete component instantiation
 generic map (
   dc bits => dc bits);
 port map (
                                           -- entity declaration
   S AXI ACLK => S AXI ACLK,
   S AXI ARESETN => S AXI ARESETN,
                                           entity pwm complete is
     ??? => ????
                                            generic
     ??? => ????
                                            . . . .
   mwq => pwm
                                            port (
                                             -- clock & reset signals
   );
                                              S AXI ACLK : in std logic; -- AXI clock
                                              S AXI ARESETN : in std logic; -- AXI async reset, active low
                                              -- registers
                                              reg0_control : in std_logic_vector(31 downto 0);
                                              regl status : out std logic vector(31 downto 0);
                                              reg2 pwm dc value : in std logic vector(31 downto 0);
                                              reg3 ip version : out std logic vector(31 downto 0);
                                              reg4 pwm dc value : out std logic vector(31 downto 0);
                                              -- PWM output
                                              pwm : out std logic; -- pwn output;
                                              -- Int request output
                                              pwm int req : out std logic
                                           end entity pwm complete;
```

Thanks !!











Apendix

AXI Interconnect


- axi_interconnect component
 - Highly configurable
 - Pass Through
 - Conversion Only
 - N-to-1 Interconnect
 - 1-to-N Interconnect
 - N-to-M Interconnect full crossbar
 - N-to-M Interconnect shared bus structure
- Decoupled master and slave interfaces
- Xilinx provides three configurable
 - AXI4 Lite Slave
 - AXI4 Lite Master
 - AXI4 Slave Burst
- Xilinx AXI Reference Guide(UG761)





AXI - Custom IP ICTP

AXI is Part of ARM's AMBA




AMBA: Advanced Microcontroller Bus Architecture

AXI: Advanced Extensible Interface

AXI4 – AXI Lite: Signals Available







	AXI4	AXI4-Lite	
Read Address	ARID		
	ARADDR		
	ARLEN		
	ARSIZE		
	ARBURST		
	ARLOCK		
	ARCACHE	ARCACHE	
	ARPROT	ARPROT	
	ARQOS		
	ARREGION		
	ARUSER		
	ARVALID		
	ARREADY		

	AXI4	AXI4-Lite	
Read Data	RID		
	RDATA	RDATA	
	RRESP	RRESP	
	RLAST		
	RUSER		
	RVÁLID		
	WREADY		

AXI4 Lite Read



AXI4 Lite Write




IP Manager


- Create and Package IP Wizard
- Generates HDL template for
 - Slave/Master
 - ❖AXI Lite/Full/Stream
- Optionally Generates
 - Software Driver
 - Only for AXI Lite and Full slave interface
 - Test Software Application
 - AXI4 BFM Example




Create Custom AXI4 IP




Create Custom AXI4 IP







Create Custom AXI4 IP








Edit Created Custom AXI4 IP



AXI - Custom IP ICTP

Edit Created Custom AXI4 IP




```
    Med_ip_v1_0.vhd x Med_ip_v1_0_S_AXI.vhd x Med_ib_le 
    L X


   e:/projects_zedboard/lab_custom_ip/led_ip/ip_repo/led_ip_1.0/hdl/led_ip_v1_0.vhd
     2 use ieee.std logic 1164.all;
     3 use ieee.numeric std.all;
    5 entity led ip v1 0 is
          generic (
              -- Users to add parameters here
              LED WIDTH : integer := 8;
              -- User parameters ends
              -- Do not modify the parameters beyond this line
    12
    13
              -- Parameters of Axi Slave Bus Interface S AXI
    14
              C S AXI DATA WIDTH : integer := 32;
              C S AXI ADDR WIDTH : integer
    16
                   );
    17
          port (
              -- Users to add ports here
    18
              led : out std logic vector(LED WIDTH-1 downto 0);
              -- User ports ends
```

```
-- Add user logic here
381
382
       U1: entity work.lab_led_ip generic map(led_width => led_width)
383
                                       => S AXI ACLK,
                         S AXI ACLK
384
385
                         SLV REG WREN => SLV REG WREN,
386
                         AXI AWADDR
                                        => AXI AWADDR,
                         S AXI WDATA
                                       => S AXI WDATA,
387
388
                         S AXI ARESETN => S AXI ARESETN,
389
                                        => LED );
                         LED
390
           -- User logic ends
```


AXI - Custom IP ICTP


Hierarchy of My IP






Package the IP







AXI - Custom IP ICTP


Compatibility of My IP









Updating Generated Files




Checking Parameters and I/O Ports






(This ends the Works on the edit_ip environment)


Add My IP to the Repository



led_ip Now Available in the IP List



led_ip_v1.0 (1.0)



Files created

component.xml

IP XACT description

.bd

Block Diagram tcl file

drivers

- SDK and software files (c code)
- Simple register/memory read/write functionality
- Simple SelfTest code

hdl

Verilog/VHDL source

xgui

GUI tcl file

```
XStatus LED IP Reg SelfTest(void * baseaddr p)
    xil printf("***********************\n\r");
    xil printf("* User Peripheral Self Test\n\r");
    xil printf("*********************\n\n\r");
    * Write to user logic slave module register(s) and read back
     */
    xil printf("User logic slave module test...\n\r");
    for (write loop index = 0; write loop index < 4; write loop index++)
      LED IP mWriteReg (baseaddr, write loop index*4, (write loop index+1
      READ WRITE MUL FACTOR);
    for (read loop index = 0 ; read loop index < 4; read loop index++)</pre>
     if ( LED IP mReadReg (baseaddr, read loop index*4) != (read loop in
     +1) *READ WRITE MUL FACTOR) {
        xil printf ("Error reading register value at address %x\n", (int)
        baseaddr + read loop index*4);
       return XST FAILURE;
```

Steps for Custom IP - Summary


- Create an AXI Slave/Master IP Core
 - Use the Wizard to generate an AXI Slave/Master 'device'
 - Set the number of registers
- Building the Complete Zynq system
 - Creating a Zynq based System
 - Adding the necessary Ips
 - Adding our custom AXI IP Core
 - Edit Address Space

Customize the IP Core

- File structure of the IP Cores
- Edit the HDL generated by the wizard
- Updating the IP Core and repack
- Rebuild the system
- Programming the device
 - Open SDK. Creating a Application and BSP project
 - Write the "C" code to Wr/Rd the IP Cores registers
 - Edit Space

AXI4-Lite Custom IP The VHDL Underneath

AXI4-Lite Signal Names



AXI4-Lite Signal Names

- During the creation of a Xilinx IP block, the Vivado tools can be used to map each AXI signal onto the signal name that the designer used when creating the IP
- However in order to make the life of the designer much easier, the signal names shown here are recommended when designing a custom AXI slave in VHDL
- Using these signal names will allow the Vivado design tools to automatically detect the signal names during the "create and package IP" step (described later on).

```
-- Ports of Axi Slave Bus Interface S AXI
-- Clock and Reset
s axi aclk
               : in std logic;
s axi aresetn : in std logic;
-- Write Addres Channel
               : in std logic vector(C S AXI ADDR WIDTH-1 downto 0);
s axi awaddr
               : in std logic vector(2 downto 0);
s axi awprot
s axi awvalid : in std logic;
s axi awready : out std logic;
-- Write Data Channel
s axi wdata : in std logic vector(C S AXI DATA WIDTH-1 downto 0);
s axi wstrb : in std logic vector((C S AXI DATA WIDTH/8)-1 downto 0);
s axi wvalid
               : in std logic;
               : out std logic;
s axi wready
-- Write Response Channel
               : out std logic vector(1 downto 0);
s axi bresp
s axi bvalid
              : out std logic;
s axi bready
               : in std logic;
-- Read Address Channel
s axi araddr
               : in std logic vector(C S AXI ADDR WIDTH-1 downto 0);
s axi arvalid
              : in std logic;
s axi arready : out std logic;
-- Read Data Channel
s axi rdata : out std logic vector(C S AXI DATA WIDTH-1 downto 0);
s axi rresp : out std logic vector(1 downto 0);
s axi rvalid
               : out std logic;
s axi rready
               : in std logic
```

AXI - Custom IP ICTP

AXI4-Lite Address Decoding

- In previous versions of the Xilinx design flow (where PLB and OPB peripherals were typically used) it was necessary for each IP peripheral connected to the processor to individually decode all transactions that were presented by a master on the bus ("multi-drop"). it was the responsibility of each peripheral to accept or reject each bus transaction depending on the address that was placed on the address bus.
- With AXI4-lite, the interconnect does not use a multi-drop architecture, but uses a scheme where each transaction from the master(s) is specifically routed to a single slave IP depending on the address provided by the master.
- This premise permits a completely different design methodology to be adopted by the creator of a slave IP, in that any transactions which reach the slave's interface ports are already known to be destined for that peripheral.
- The designer merely needs to decode enough of the incoming address bus to determine which
 of the registers in the slave IP should be read or written

AXI - Custom IP ICTP

My VHDL Code – Address Decoding

```
2 -- lab name: lab custom ip
 3 -- component name: my led ip
 4 -- author: cas
 5 -- version: 1.0
 6 -- description: simple logic to
 8 library ieee;
 9 use ieee.std logic 1164.all;
10
11 entity lab led ip is
12
    generic (
     16
     -- clock and reset
     S AXI ACLK : in std logic;
     S AXI ARESETN : in std logic;
     -- write data channel
     S AXI WDATA : in std logic vector (31 downto 0);
     SLV REG WREN : in std logic;
     -- address channel
     AXI AWADDR : in std logic vector(3 downto 0);
24
     -- my inputs / outputs --
     -- output
                 : out std logic vector(led width-1 downto 0)
     LED
      ):
28 end entity lab led ip;
```

```
30 architecture beh of lab_led_ip is
31
32 begin -- architecture beh
33
34 process(S_AXI_ACLK, S_AXI_ARESETN)
35 begin
36 if(S_AXI_ARESETN='0') then
37    LED <= (others=>'0');
38 elsif(rising_edge(S_AXI_ACLK)) then
39    if(SLV_REG_WREN='1' and AXI_AWADDR="0000") then
40    LED <= S_AXI_WDATA(led_width-1 downto 0);
41 end if;
42 end if;
43 end process;
44 end architecture beh;

Address Decode & Write Enable
```

AXI4-Lite IP

AXI4-Lite – Implementing Addressable Registers

O Using the address decoding scheme above, it is extremely simple to implement registers in VHDL which can receive data values written by a master on the AXI4-lite interconnect. The following extract of code shows how an individual register can be quickly and easily implemented (in this case mapped to BASEADDR + 0x00, as has been coded in the previous VHDL snippet).

```
manual_mode_control_register_process: process(S_AXI_ACLK)
begin
  if(rising_edge(S_AXI_ACLK)) then
    if (S_AXI_ARESETN = '1') then
       manual_mode_control_register <= (others => '0');
    else
       if(manual_mode_control_register_address_valid = '1') then
       manual_mode_control_register <= S_AXI_WDATA;
       end if;
    end if;
end if;
end process manual_mode_control_register_process;</pre>
```

WriteTransaction

Read Transaction