Contribution ID : **11**   Type : **not specified**

VHDL for Synthesis

Wednesday, 20 October 2021 16:00 (1:00)

Content

Summary

Presenter(s) :   MELO, Rodrigo (I-TERA, Cordoba, Argentina)

Session Classification :   Session 3