VHDL for FPGA Synthesis

Rodrigo A. Melo



Oct | 2021

Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry | (smr 3557)



Introduction

Hardware Description Languages

VHDL

- Very High Speed Integrated Circuit (VHSIC) + HDL
- U.S. Department of Defense (1983)
- Standard IEEE 1076 (87, 93, 00, 02, 08, 19)

Verilog

- VERIfication + LOGic
- Gateway Design Automation (1984), Cadence (1990)
- Standard IEEE 1364 (95, **01**, 05)
- Verilog is now part of System Verilog (IEEE 1800)

Xilinx is now shipping Foundation Series design solutions capable of supporting both VHDL and Verilog.

The Foundation Series Software Now Delivers VHDL and Verilog

Xilinx offers comprehensive support services providing assistance on Xilinx technologies as well as advanced application assistance.

Powerful Synthesis

This past year, Xilinx added the Synopsys Express technology to the Foundation Series software. With Synopsys' history of providing state-of-the-art synthesis solutions for highdensity designs, it's not surprising that the

Xcell Journal, issue 27, 1998

Our Foundation Series software remains

front-to-back development tools supporting all

Xilinx CPLD and FPGA devices. There are two

schematic packages and two HDL packages.

VHDL and Verilog, design entry, synthesis

mentation tools from Xilinx.

Both Foundation Series HDL packages include

using the Synopsys FPGA Express, and imple-

simple, yet continues to deliver complete

The most widely supported standards are **VHDL 93** and **Verilog 2001**.

VHDL vs Verilog

- VHDL is strongly typed, CasE InSEnSiTiVe and supports libraries. Based on ADA.
- Verilog is weakly typed, case sensitive and doesn't support libraries. C-like syntax.
- You can achieve the same with both of them.
- Verilog is more concise but allows you to write wrong code.



FPGA languages trends



FPGA Verification Language Adoption

Source: <u>The 2020 Wilson Research Group Functional Verification Study</u> (Siemens)

ASIC languages trends



ASIC Verification Language Adoption

Source: The 2020 Wilson Research Group Functional Verification Study (Siemens)

Alternatives

HLS

- AKA algorithmic/behavioral synthesis.
- Subset of C (or variants) + directives (vendor-specific).
- The result is an extremely vendor-specific RTL.
- Useful for architecture exploration of algorithms.
- Can't be used to create processors or controllers, neither to deal with multiple clock domains.

Scala 🔪 🗧

Others

- Python based: (n)Migen, MyHDL
- Scala based: Chisel, SpinalHDL
- Haskell based: Clash, Bluespec
- Verilog based: TL-Verilog, Slice
- And more...

HDL for Synthesis

- Only a small subset of the language is synthesizable.
- It is used to describe the **behavior** and/or the **structure** of a digital design.
- You are no writing a software program, you are describing hardware (concurrent code, executed in parallel).
- You can write small combinational circuits parts (asynchronous) but is recommendable to perform synchronous design (based on one or multiple clocks).

Now, we will take a course about the VHDL fundamentals for synthesis.

Our basic guidelines

- Use UPPERCASE for constants
- Use indentation (4 spaces)
- Use coherent_and_descriptive names
- Use meaningful prefixes/suffixes (_i, _o, _r)

Basic VHDL

Structure of a component



The file extension is usually **vhd** or **vhd**

- Grouped into **Libraries**, a **Package** provides data types, functions and components, to extend the language support.
- The **Entity** defines the name and the interface of our component.
- An **Architecture** implements the functionality of a given **Entity**.

Commonly, you will have one Entity and one or more related Architectures per file.

Libraries and Packages inclusion



Entity



Architecture



- Each Architecture belongs to an Entity (of).
- Generally, you will have more than one Architecture per Entity when looking for alternatives to the same functionality (high-speed vs area, different algorithms, etc).
- The Architecture is where you "design" your component.

Our first example

```
library IEEE;
use IEEE.std logic 1164.all;
entity nor3 is
  port (
     a_i : in std_logic;
     b_i : in std_logic;
     c i : in std logic;
     q o : out std logic
  );
end entity nor3;
architecture rtl of nor3 is
begin
  q o <= not(a i or b i or c i);
end architecture rtl;
```

- Imports std_logic
- Entity definition
 - 3 x 1-bit inputs
 - 1-bit output
- The architecture implements a 3-input NOR logic function

Instantiation

```
architecture alternative1 of top is
  component nor3 is
     port (
       a i : in std logic;
       b i : in std logic;
       c i : in std logic;
       q o : out std logic
     );
  end component nor3;
begin
  -- label : name
  nor3 inst : nor3
  port map (
    a i = port1 i, b i = port2 i,
    c i => port3 i, q o => port4 o
end architecture alternative1;
```

Labels are optional but recommended.

You can use **named** or **positional** association, but the first is strongly recommended (good practice).

Alternative 2: put your component declaration in a user defined package, in your own library.

Most used data types

std_logic std_logic_vectors to_signed(i,size) std_logic_vector(s) signed signed/unsigned to_integer(s) signed(slv) boolean (false, true) ٠ integer (-, 0, +) std_logic integer **Functions** Type casting natural (0, +)vector positive (+) to_integer(u) unsigned(slv) real (ej: 3.14) \land \land \land unsigned to_unsigned(i,size) std_logic_vector(u) It doesn't implement floating point

Operators

Operator	Description	
a ** b 🛕	exponentiation	
abs a	absolute value	
not a	complement	
a * b	multiplication	
a/b 🕂	division	
a mod b <u>^</u>	modulo	
a rem b 🛕	remainder	
+a	unary plus	
-a	unary minus	
a + b	addition	
a - b	subtraction	
a & b	concatenation	

Operator	Description
a = b	test for equality
a /= b	test for inequality
a < b	test for less than
a <= b	test for less than or equal
a > b	test for greater than
a >= b	test for greater than or equal
a and b	logical and
a or b	logical or
a nand b	logical complement of and
a nor b	logical complement of or
a xor b	logical exclusive or
a xnor b	logical complement of exclusive or

Most languages uses == and != to test in/equality

Shift/rotate functions

Operator	Description	Function
a ssl N 🚫	shift left logical	shift_left(a, N)
a srl N 🚫	shift right logical	shift_right(a, N)
a sla N 🚫	shift left arithmetic	shift_left(a, N)
a sra N 🚫	shift right arithmetic	shift_right(a, N)
a rol N 🚫	rotate left	rotate_left(a, N)
a ror N 🚫	rotate right	rotate_right(a, N)

\bigcirc

Wrong defined, don't use them!!! (unexpected behaviour and/or extra hardware). Defined into the *numeric_std* package. Another useful function there is *resize(a, N)*.

Explanation: Arithmetic and logical shifts and rotates are done with functions in VHDL, not operators

Signals

architecture MyArch of MyEntity is

```
-- signal name: type [:=default];
signal slv8 : std_logic_vector(7 downto 0); -- default="UUU"
signal slv3 : std_logic_vector(2 downto 0):="101";
signal slv5 : std_logic_vector(4 downto 0):=(others => '0');
signal slv4 : std_logic_vector(3 downto 0);
```

```
signal slva, slvb, slvc : std_logic_vector(3 downto 0);
signal to1, to2 : std_logic_vector(1 to 4);
signal nat : natural range 0 to 15:=1; -- default=0
```

begin

```
-- signal_name <= expression;
```

```
slv8 <= slv3 & slv5; -- concatenation ("1010000")
```

```
slv4 <= slv5(3 downto 0); -- slice
```

```
slva <= slvb xor slvc; -- propagation time involved
```

```
to2 <= "0101"; -- hardwired value
```

```
to1 <= to2; -- connection
```

end architecture MyArch;

<= is employed to assign the value of a signal (can be time involved).



For synthesis, always use **range** with integers and its subtypes (natural, positive).



 \bigwedge

Default/initial values are ignored by ASIC synthesis tools.



Concurrent vs Sequential statements

architecture MyArch of MyEntity is

-- declarations

begin

Concurrent statement; Concurrent statement; process ()

begin

Sequential statement; Sequential statement; Sequential statement;

end process;

Concurrent statement;

begin

Sequential statement; Sequential statement; end process;

end architecture MyArch;

Concurrent Statements

- Instantiation
- Signal assignment
- when/else
- with/select
 - process

Sequential statements

- if/else
- case/when
- for/loop
- while/loop
- Advanced

loop

Concurrent statements



Priorities and differents propagation times involved.

- **valX** can be a value, signal or expression.
- **expX** must be a boolean expression.
- **selX** can ve a signal or expression.
- **opX** are different values of sel.

Processes





Sequential statements are sequentially evaluated (not executed as in a processor).

- Is a circuit part which can be active or inactive.
- A process activates when a signal in the sensitivity list changes its value.
- All the process blocks are executed in parallel (concurrent statements).
- Sequential statements allow us to describe the abstract behaviour of a circuit rather than using low-level components (easier for humans).



Inside a process, a signal can be assigned multiple times, but only the last assignment takes effect.

Variables

```
label : process (a, b)
  -- variable name: type [:=default];
  variable tmp0, tmp1, tmp2 : std_logic;
begin
  -- variable_name := expression;
  tmp0 := '0';
  tmp1 := tmp0 or a;
  tmp2 := tmp1 or b;
  y_o <= tmp2;
end process label;</pre>
```

- Are similar but different than a signal.
- Are declared and visible inside a process.
- Its value changes without delay involved.
- Are assigned with := instead of <=.

The VHDL variables are similar to a programming language variable because you can assign them in a line and read its updated value in the following one. It doesn't happen with a signal.



Sequential statements



Be careful with incomplete assignments (memory inference).



Are similar and shares features with its concurrent counterpart (**if** and **when/else**, **case** and **select/with**), but allows grouping of statements and can be nested.

Concurrent circuits (combinational / asynchronous)

```
library IEEE;
use IEEE.std logic 1164.all;
entity comb is
  port (
     a i, b i, c i, d i, e i : in std logic;
     q o : out std logic
  );
end entity comb;
architecture alt1 of comb is
  signal int1, int2, int3 : std logic;
begin
  int1 <= a i and b i;
  int2 <= c i or d i;
  int3 <= d i and (not e i);
  q o <= int1 or int2 or int3;
end architecture alt1;
```



- No internal state (no storage, so only LUTs are inferred)
- The outputs only depends on the inputs



Avoid combinational loops (a <= a + b;)

Concurrent circuits (using a process)

```
architecture alt2 of comb is
  signal int1, int2, int3 : std logic;
begin
  process (
     a i, b i, c i, d i, e i,
     int1. int2. int3
  begin
     int1 <= a i and b i;
     int2 <= c i or d i;
     int3 <= d i and (not e i);
     q o \leq int1 \text{ or } int2 \text{ or } int3;
  end process;
end architecture alt2;
```

```
-- using variables
architecture alt3 of comb is
begin
  process (a i, b i, c i, d i, e i)
     variable int1, int2, int3 :
        std logic;
  begin
     int1 := a i and b i;
     int2 := c i or d i;
     int3 := d i and (not e i);
     q o <= int1 or int2 or int3;
  end process;
end architecture alt3:
```



Synthesizers don't check the Sensitivity list. All the inputs must be included to avoid a simulation mismatch!

Sequential circuits (synchronous)

- They have an internal state (flip-flops, aka registers, are inferred)
- The output depends on the inputs and the internal state
- Depends on a clock (synchronous)

	Asynchronous	Synchronous
Speed	Faster (max)	Depends on clock and the arch
Power	Probably lower	Depends on the arch
Area	Probably higher	Depends on the arch
Development time	Longer	Shorter
Debug	Very difficult	Easiest
Reliability	Need a lot of testing	Strong

Clock



OR

label : process (clk_i) begin if falling_edge(clk_i) then -- do something end if; end process label;



Reset



- With FPGA, you will normally use synchronous reset.
- Asynchronous reset is common in ASIC designs.



Example – Counter (part I)

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity cnt12 is
  port (
    clk i: in std logic;
    rst i : in std logic;
    cnt o : out std logic vector(3 downto 0)
  );
end entity cnt12;
architecture RTL of cnt12 is
  constant MODULE : positive := 12;
  signal cnt : unsigned(3 downto 0); -- 16
begin
```

- We will implement a counter module 12 (from 0 to 11).
- A constant is employed to avoid a magic number (good practice).
- There are two reasons to use the signal **cnt** instead of the port **cnt_o** (next slide).

Remember (good practice): use only **std_logic** and **std_logic_vector** types for ports.

Example – Counter (part II)

begin

```
counter : process (clk i)
begin
  if rising edge(clk i) then
     if rst i = '1' then
       cnt <= (others => '0');
     else
       if cnt < MODULE then
          cnt \leq cnt + 1:
       else
          cnt <= (others => '0');
       end if:
     end if:
  end if:
end process counter;
```

```
cnt_o <= std_logic_vector(cnt);
end architecture RTL;</pre>
```

- Addition (cnt + 1) is not defined for std_logic_vector.
- An output can't be read (cnt <= cnt + 1;). You need an intermediate signal connected to the output.

Remember (good practice): use synchronous reset (if needed).

Finite State Machines

What is an FSM?

Asynchronous/Combinational	Synchronous/Sequential
No internal state (no memory)	They have an internal state (FFs, registers)
Outputs only depends on the inputs	Output depends on inputs/internal state
No depends on a clock	Depends on a clock

A systematic design technique for sequential circuits, which leads to near/optimal implementations

•

•

•

- Clock-by-clock the machine will be in one of the finite possible states
- The state segmentation helps to detect where there are problems



When to use an FSM?



States diagram

- Graphical representation of the functional specification
- It must include all the possible states.
- All transition conditions that are not unconditional must be specified
- The list of output signals must be the same in all the states



States

```
architecture FSM of My_Entity is
type state_type is (IDLE_S, S1_S, S2_S);
signal state: state_type;
```

begin

-- the FSM process here end architecture FSM;

- States in VHDL are defined using enumerations.
- Enumerations in VHDL are defined creating a new type.
- FSM are synchronous and modelated with a **case/when** statements.
- Each state specify actions and transaction conditions.
- All the states must be specified (use **when others** when needed).

```
my fsm : process (clk i) begin
  if rising edge(clk i) then
    if rst i = '1' then
       state <= IDLE S;
    else
       case state is
         when IDLE S =>
            -- ...
         when S1 S =>
            -- ...
         when S2 S =>
            -- ...
       end case:
    end if;
  end if:
end process my fsm;
```

State encoding

•

Sequential: conventional binary code (2^N states)

- **One-Hot:** one bit per state (N states)
- . **Johnson:** uses a Johnson ring counter (2xN states)
- **Gray:** uses Gray encoding (2^N states)
- Modified One-Hot: the bit 0 is inverted to start in reset (N states)
- . User-defined and auto (default)



It is normally selected by the Synthesis tool, but you can specify another one with tool-specific options.

Transitions

```
when STATE1_S =>
  state <= STATE2_S; -- unconditional
when STATE2_S =>
  if cond1 then
    state <= STATE3_S;
  end if;
when STATE3_S =>
  if cond1 then
    state <= STATE1_S;
  elsif cond2 then
    state <= STATE2_S;
  else
    state <= STATE4_S;
  end if;</pre>
```

- The transition to a new state is achieved by assigning the signal that models the state.
- Conditional transitions are modeled with if, elsif, else (be careful with the priorities).
- **condX** could be input ports, signals (internal or external to the FSM, such a counter value), etc.

Outputs



Example - Parity Detector - Definition



Example – Parity Detector – Entity

```
library IEEE;
use IEEE.std logic 1164.all;
entity ParityDetector is
  port (
    clk i : in std logic;
    rst i : in std logic;
    ena i : in std logic;
    data i: in std logic;
     odd o : out std logic
  );
end entity ParityDetector;
architecture FSM of ParityDetector is
  type state_type is (ZERO_S, ONE_S, HOLD_S);
  signal state : state type;
begin
```



Example - Parity Detector - Architecture



Considerations for Synthesis

Signals

```
architecture my arch of my ent is
  signal data : std logic;
begin
  proc1 : process (clk_i)
  begin
     if rising edge(clk i) then
       data <= '0':
     end if:
  end process proc1;
  proc2 : process (clk i)
  begin
     if rising_edge(clk i) then
       data <= '1';
     end if:
                                     Multiple drivers,
  end process proc1;
                                         can't be
end architecture my arch;
                                       synthesized.
```

```
entity bidir is
  port (
    data io : inout std logic;
    data i : in std logic;
    data o : out std logic;
    wr i : in std logic
  );
end entity bidirr;
architecture RTL of bidir is
begin
  data io <= data i when wr i='1' else 'Z';
  data o \leq data io;
end architecture RTL;
                                  You can use inout in the
                                 IO blocks of an FPGA, but
                                   normally not internally.
```

Memory Inference (I)



- Modern FPGAs support Single, Dual and True Dual Port RAMs.
- Can be instantiated or inferred.
- The description of an unsupported characteristic produces distributed memory.

Memory Inference (II)



Clock



- **Clock skew:** the same clock signal arrives different components at different times.
- To reduce this effect, you must use **global buffers**, to employ the **clock tree**.



Clock strategies



Clock Domain Crossing

- Metastability can cause system failures in digital devices when a signal is transferred between unrelated or asynchronous clock domains.
- CDC techniques:

•

- Chain of FFs
- Handshake
- Dual-port RAM
- Asynchronous FIFO
- Others (debouncer)



Latches

architecture Latches of my_ent is begin

```
process (ena_i, data_i)
begin
    if ena_i = '1' then
        latch1_o <= data_i;
    end if;
end process ram_p;</pre>
```

```
latch2_o <=
"0000" when sel_i = "00" else
"0011" when sel_i = "01" else
"1111" when sel_i = "10";
```

end architecture Latches;

- FFs are active by a clock edge, while latches are active by level.
- Latches are created when you have an **incomplete assignment** using a combinational process or a conditional assignment.

Latches should never be used in your FPGA design:

- They are usually unintentional.
- They are usually a problem for the FPGA tools (which normally complains about them).

Advanced VHDL (parametric and reutilizable code)

Generics – Declaration

entity RAM IS			
generic (
NAME: type [:=default];	Generics are co	nstant values	
AWIDTH : positive := 4;	defined at instar	ntiation time. It	
DWIDTH : positive := 8;	allows writing of	of parametric	
DEPTH : positive := 16	designs (re	usability)	
);		dsdoincy).	
port (
clk_i: in std_logic;			
addr_i : in std_logic_vector(AWIDTH-1 downto 0);			
data_i : in std_logic_vector(DWIDTH-1 downto 0);		They are commonly natural , positive	
data_o : out std_logic_vector(DWIDTH-1 downte	o 0);	or boolean . Sometimes (Xilinx), you	
wr_i : in std_logic		can found string or real .	
);			
end entity RAM;			
architecture Memory of RAM is			
type ram_type is array (0 to DEPTH-1) of std_logic_vector(DWIDTH-1 downto 0);			
aignel rom type:		F	

Generics – Instantiation

```
architecture my arch of my ent is
  signal in1, in2, out1, out2 : std logic vector(7 downto 0);
  signal addr1, addr2 : std logic vector(2 downto 0);
begin
  ram1 : ram
  generic map (AWIDTH => 2, DWIDTH => 8, DEPTH => 4)
  port map (
    clk i => clk i, wen i => '1',
    addr i => addr1(1 downto 0), data i => in1, data o => out1
  );
  ram2 : ram
  generic map (AWIDTH => 3, DEPTH => 8) -- DWIDTH = 8 (default)
  port map (
    clk i => clk i, wen i => '1',
    addr i => addr2, data i => in2, data o => out2
end architecture my arch;
```

Generates



Loops

```
entity vector inv is
  generic (WIDTH : positive := 4);
  port (
    data i: in std logic vector(WIDTH-1 downto 0);
    data_o : out std_logic vector(WIDTH-1 downto 0)
 );
end entity my ent;
                                                 The range must
architecture my arch of my ent is
                                                 be a CONSTANT
begin
                                                       value!
  my for : process (data i)
  begin
    for i in 0 to WIDTH-1 loop
      data o[WIDTH-1-i] <= data i[i];
    end loop;
                                                You must
  end process my for;
                                                deal with
end architecture my arch;
                                                indexes!
```

- Useful for iterative HW replication. Be careful! Think on loop unrolling.
- The range attribute can be useful (data_i'RANGE).
- You can use **while** and **loop** but uncommon for synthesis.

Subprograms – functions

```
architecture my arch of my ent is
  function bin2gray(arg: unsigned) return unsigned is
    -- declarations (no signals)
  begin
    return shift right(arg, 1) xor arg;
  end function bin2gray;
  function bin2gray(arg: std logic vector) return std logic vector is
  begin
    return std logic vector(bin2gray(unsigned(arg)));
  end function bin2gray;
  signal aux1 : unsigned(7 downto 0);
  signal aux2 : std logic vector(7 downto 0);
begin
  aux1 \le bin2gray("10101010");
  aux2 <= bin2gray("10101010");
end architecture my arch;
```

- Only inputs
- Sequentially evaluated
- No time (no signals)
- One output (return)
 - Supports overloading

Subprograms – procedures



- Functions and Procedures are like C macros (replaced in place).
- For synthesis, you can found simple functions (types conversion or small computations), being the procedures rarely employed (similar to components).

Records

```
architecture my_arch of my_ent is
  type instruction_t is record
    opcode : std logic vector(3 downto 0);
    addr : std logic vector(11 downto 0);
    data : std logic vector(15 downto 0);
  end record instruction_t;
  signal ir : instruction_t;
begin
  ir.opcode <= "1010";
  ir.addr <= X"123";
  ir.data <= X"CAFE";
  ...
  data o <= ir.data;
  ir o <= ir;
```

end architecture my arch;



User defined Libraries and Packages

library IEEE; use IEEE.std_logic_1164.all;

package My_Package is

- -- constants
- -- components declarations
- -- functions declarations
- -- procedures declarations
- -- types, subtypes, records

end entity My_Package;

package body My_Package is

-- functions implementations
 -- procedures implementations
 end package body My_Package;



Others

- Attributes:
 - Provides additional information about a signal (S'EVENT)) or a type (T'RIGHT).
 - There are predefined attributes in the VHDL specification, predefined attributes per tool and can be also user-defined.
 - Allows parametric and more clear code (normally employed in libraries).
- Types:
 - You can define new types (such as std_logic_vector) and subtypes (such as signed and unsigned).
 - Essential for FSM (enumerations) and memory inference (arrays).
- Configurations: I have never seen FPGA projects using a **configuration** (ASIC?).

Conclusion

Final remarks

- What we saw today is enough to develop a small IP core from scratch.
- There are more things to know when you want to understand any VHDL description.
- There are even more to understand about FPGAs and the EDA tools for a complete system integration.
- Be synchronous and apply good practices! All will be easier and better.
- If you want to design for ASICs/FPGAs, you should know [System]Verilog and/or VHDL (recommendation)





- <u>@rodrigomelo9ok</u>
- g <u>rodrigomelo9</u>





This work is licensed under <u>CC BY 4.0</u>

