

# New SoC platforms for AI and Algorithm Acceleration (Introduction to Xilinx Versal ACAP)

Gustavo Sutter gustavo.sutter@uam.es

These talk in context of the "Joint ICTP, IAEA School on FPGA-based SoC and its application to Nuclear and Scientific Applications" at:



Introduction





Authorized Training Provider

## ATP for Spain – www.electratraining.org

### **Gustavo Sutter, PhD**

Professor at Universidad Autonoma de Madrid More than 20-year experience in FPGA research, project development, teaching and consultancy



## **A General Overview**

• These talk in context of the "Joint ICTP, IAEA School on FPGA-based SoC and its application to Nuclear and Scientific Applications"


Day 1	14-Nov
Logic design and finite state machines	P. Bazargan
FPGA and System-on-Chip (SoC) technology	C. Sisterna
Digital numbers representation: fixed point vs floating	
point	P. Bazargan
SoC architecture and design methodology	C. Sisterna
SoC architecture and design methodology (cont.)	C. Sisterna
Day 2	15-Nov
Digital Arithmetic	P. Bazargan
Zynq-7000 SoC: Evaluation and Development Board	C. Sisterna
C for Embedded Systems	C. Sisterna
C for Embedded Systems (cont.)	C. Sisterna
Hardware and Software Interrupts on SoC	C. Sisterna
AXI Bus and Custom IP	C. Sisterna
Connectivity testing for lab activities	L. Garcia

Day 3	16-Nov
Floating point operations: square root and division	P. Bazargan
Programmable hardware acceleration in Communication	
Networks	L. Valcarenghi
Quantization in Neural Networks: Advantages and Limitations	E. Paolini
Fundamentals of VHDL (Hardware Description Language)	C. Sisterna
VHDL for Synthesis	C. Sisterna
Introduction to Lab Activities	M.L. Crespo, L. Garcia
Lab 1: Hello World	Lab Tutors
Day 4	17-Nov
The role of programmable hardware acceleration in the	
edge-cloud continuum	L. Valcarenghi
New SoC platforms for Al and Algorithm Acceleration	G. Sutter
High Level Synthesis (HLS)	F. Rincon
Guide for Lab 2: GPIO In/Out	M. Ballina
Lab 2: GPIO In/Out	Lab Tutors
Day 5	18-Nov
New SoC platforms for Al and Algorithm Acceleration	
(cont.)	G. Sutter
HLS Tutorial	F. Rincon
VHDL for Simulation (Testbench)	C. Sisterna
Lab 3: Custom IP and VHDL	Lab Tutors






#### Introduction




ELECTRATRAINING

### FPGA – SoC – ACAP evolution



# Zynq SoC PS and PL





### SoCs combine processors, peripherals, and programmable logic

Zynq-7000, MPSoC, RFSoC, Versal<sup>®</sup> families

Offer ease of software programming and programming techniques to construct hardware UAN







UÂM


## Zynq UltraScale+ MPSoC Block Diagram

Application Processing Unit (APU) Quad-core or Dual-core ARM Cortex-A53 Processors ARMv8-A architecture, 64-bit or 32-bit operation (Up to 1.5GHz)

#### Real-Time Processing Unit (RPU) Dual ARM Cortex-R5 Processors ARMv7-R Architecture, 32-bit operation (Up to 600MHz)

Graphics and Video Processing Graphic Processing Unit (GPU). ARM Mali-400 MP2 Video Encoder/Decoder (VCU). H.265, H.264


### Granular Power Management Platform Management Unit (PMU)



ELECTRATRAINING

UAN

# Scalability Across the Zynq® Portfolio



UĂM

## **Monolithically Integrated RF-Analog on a Production Proven MPSoC Architecture**

**Processing System** 





Hardened Engines

• PCle<sup>®</sup> Gen3 & Gen4 100G Cores

33G Transceivers


33Gb/s

RFSoC

28G Backplane Capable



**Integrated Direct-RF** Analog-to-Digital Converters



LDPC & Turbo Support

### Programmable Logic

• UltraScale+<sup>™</sup> FPGA Fabric

**DSP-Intensive** • 4,272 DSP Slices • 7,612 GMACs



### **Portfolio for Current RFSoC**





Zynq RFSoC Gen 1



2018

Gen Z

RFSOC GEN 2

#### 5GHz of Analog Bandwidth

2019



**6GHz** of Analog Bandwidth

of Analog Bandwidth

2020



- More processing per channel
- Greater instantaneous bandwidth
- ✓ More integration
- $\checkmark$  1/2 the DC power for a given use case
- Cost-effective for high volume

2021






## **Versal ACAP Introduction**

### **Gustavo Sutter**

Presentation for the "Joint ICTP, IAEA School on FPGA-based SoC and its application to Nuclear and Scientific Applications""



© Copyright 2021 Xilinx



- Motivation for new SoC/Computing Architectures
- ACAP (Adaptive Compute Acceleration Platform) a first view

### Xilinx Versal Architecture

- Scalar Engine (Arm Cortex A72 and R5),
- Adaptable Engines (Programable Logic),
- Intelligent Engines (DSP and AI Engines),
- NoC (Network on Chip)
- Design Flow Overview
  - Traditional and platform based flow



### Mountains of Unstructured Data

### One Architecture Can't Do It Alone

### This is the Era of Heterogeneous Compute

# Today's Developer Needs


Software programmability


Performance for a diverse range of applications


Adaptability to keep pace with rapid innovation



# **Today's Solutions**







CPUs
------


Fixed Function Accelerators ASICs/ASSPs/GPUs

FPGAs




# The Technology Conundrum .. And the Need for a New Compute Paradigm


Processing Architectures are Not Scaling



Source: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, 6/e 2018









# ACAP







# Adaptive




### Adaptive Hardware for Domain-Specific Applications



© Copyright 2021 Xilinx

# **Compute Acceleration**







# Platform

### **ENABLING:**

Data Scientists SW App Developers HW Developers











# Introducing the Industry's First ACAP





© Copyright 2021 Xilinx








### The Industry's First ACAP

Heterogeneous Acceleration For Any Application For Any Developer





## Versal ACAP



Scalar Processing Engines



Adaptable Hardware Engines



Intelligent Engines SW Programmable, HW Adaptable



Breakout Integration of Advanced Protocol Engines



## Scalar Processing Engines


Arm Cortex-A72 Application Processor

Arm Cortex-R5 Real-Time Processor

Platform Management Controller








## Adaptable Hardware Engines

Re-architected foundational HW fabric for greater compute density

Enables custom memory hierarchy

8X Faster Dynamic Reconfiguration ("on-the-fly")





## Intelligent Engines

### **DSP Engines**


High-precision floating point & low latency Granular control for customized datapaths

### **Al Engines**

High throughput, low latency, and power efficient Ideal for AI inference and advanced signal processing








## **AI Engines**

### Optimized for AI Inference and Advanced Signal Processing Workloads

- >1GHz VLIW/SIMD vector processor cores
- Massive array of interconnected cores with tightly coupled memory
- Tightly coupled to adaptable hardware engine to enable custom memory hierarchy
- Software programmable, C-, and library-based with hardware adaptability







# **For Any Application**




© Copyright 2021 Xilinx

## Versal for Multi-Market Applications












## **Adaptive Compute Acceleration Platform (ACAP)**



- > Heterogeneous acceleration
  - > For any application
  - > For any developer
- > TSMC 7 nm FinFET
  - Software programmability and domain-specific hardware acceleration with adaptability
- > Six series of devices
  - Scalability and AI inference capabilities for diverse applications







# Versal ACAP: Architecture Overview



© Copyright 2021 Xilinx

### **Versal Architecture: Overview**



Scalar EnginesPlatform controlEmbedded edge compute



PCIe Gen5 & CCIX • 2X PCIe and DMA bandwidth • Cache coherency




DDR4 Memory • 3200-DDR4, 4266-LPDDR4

• 2X bandwidth/pin

Transceiver Leadership
Broad range, 32G → 112G
58G in mainstream devices



- Adaptable Engines
- 2X compute density Voltage scaling for perf/watt



#### Intelligent Engines (DSP)

- Al compute
- Diverse DSP workloads



#### Programmable NoC

- Guaranteed bandwidth
- Efficiently moves data among portions of devices



- **Protocol Engines**
- 400G/600G cores
- Power optimized



Programmable I/O


- Any interface or sensor
- Includes 3.2Gb/s MIPI



### **Scalar Engines**

### Scalar Engines for Platform Management

- Execute complex algorithms and decision making for autonomous systems
- Provide safety processing and redundancy for mission- and safety-critical applications
- Manage the entire platform
- Load each aspect of the ACAP and monitor status
- Support capability extension
  - PL-instantiated MicroBlaze<sup>™</sup> processor





### **Scalar Engines**

Application Processing Unit (APU)


Based on Arm Cortex-A72 dual-core processor

- System memory management unit (SMMU)
- Cache coherent interconnect (CCI) unit
- Interface channels
- System peripherals

SMMU and CCI provide shared memory environment with PS, PMC, and PL processors

#### Features:

- Up to 1.7 GHz speed 2x single-threaded performance
- Armv8 architecture
- Up in seconds
- Supports Linux and bare-metal





### **Scalar Engines**


Real-time Processing Unit (RPU)

Based on Arm Cortex-R5F dual-core processor

- L1 caches
- Tightly coupled memories (TCM)
- Configured into dual-processor mode or into lock-step mode for greater performance

Features:

- Functional safety
- Split mode for performance or lock step for safety
- Low latency, determinism, and real-time control for any application
- ASIL/SIL certifiable




### **Adaptable Engines**

### Adaptable Hardware Engines – Programmable Logic

Millions of system logic cells are available for any workload which can be reconfigured on the fly

Parallel, pipelined architectures, and hybrids are all possible with this flexible logic

Wide variety of memory elements providing right compute and memory structures





# **Configurable Logic Block**


Heart of the programmable logic

#### CLBs include logic and look-up tables (LUTs)

- Can be configured into different combinations
- Can create special-purpose functions, processing units, and other entities

#### **CLB contains:**

- 32 LUTs and 64 flip-flops
- Arithmetic carry logic and multiplexers
- Control signals
  - 4 clocks, 4 set/resets, 16 clock enables
- 50% of the LUTs can be combined to form LUTRAM and shift registers
- Dedicated interconnect paths





### **CLB Features**


Four times more logic capacity than before

Dedicated LUT-LUT cascade paths exist inside the CLB to reduce delays

Implementation of any arbitrary programmable logic function into functional units (LUTs)

Flip-flops and latches for state retention and pipelining

SLL connections are now part of the CLB



Wide function multiplexers are no longer implemented and other LUTs are used instead

New cascade multiplexers enable new carry chains to start at bits 0 and 4

LUTRAMs are simplified, having dedicated hardware to support 32- and 64-bit depths


Output multiplexing in CLBs

Additional registers (Imux registers) are embedded into the CLB and in the local interconnect for all hard blocks connected to programmable logic routing



### **Adaptable Versal Architecture**

Seamless memory-mapped access to the full height and width of the device




#### Block RAM

4 KB data with ECC (36 Kb)


- Placed in columns within the CRs and across the device
- Can be cascaded to enable a deeper memory implementation

### **Adaptable Versal Architecture**

Seamless memory-mapped access to the full height and width of the device



### **Intelligent Engines**



Wired communications, automotive, and consumer markets AI Is Everywhere

### Intelligent Engines for Diverse Compute

#### **DSP** Engines


High-precision, floating-point computation support Offload additional functions for acceleration

#### **AI Engines**

High throughput, low latency, and power efficient Ideal for AI inference and advanced signal processing

# **Digital Signal Processing Capability**


DSP Engine combines high speed with small size for high performance and system design flexibility



- Multiplier can be dynamically bypassed
- Two 58-bit inputs can feed a SIMD arithmetic unit
- Logic unit can generate a logic function on the two operands




### AI Engine: Hardened Compute, Memory, and Interconnect




- Immense array of SIMD/VLIW processors with its own instruction and data memory
- Connected on an innovative interconnect built with massive bandwidth
- Form a tightly integrated heterogeneous compute platform
- Provide up to five times higher compute density for vector-based algorithms
- Provide that throughput within the system power and thermal profile by complementing the DSP58s


# **AI Engine: Terminology**


#### **Versal ACAP**
















#### © Copyright 2021 Xilinx

53

# **AI Engine: Tile-based Architecture**






#### **AI Engine**

- VLIW processor with 512-bit SIMD vector units
  - Application-specific vector extensions
    - Optimized for DSP, 5G, AI, ML, etc.
  - Hardened in 7nm @ 1 GHz
  - Software programmable (e.g., C/C++)
- Debug/trace/profile functionality
  - Debug using memory-mapped AXI4
     interface
  - Connect to PMC via JTAG or HSDP

### **AI Engine: Tile-based Architecture**





# Memory Access AXI Stream AXI MM Cascade Stream

#### **Tile Interconnect**

- Communication among AI Engines
- Access to the PL and memory in the PL
- Streaming interconnects
  - AXI-Memory Mapped (AXI-MM) switch
    - Configuration, control, and debug
  - AXI-Stream crossbar switch
    - Routing N/S/E/W around the array

# **AI Engine: Tile-based Architecture**





#### **AI Engine Memory**

#### Local memory (32KB)

- 8 memory banks, memory interface, DMA (incoming/outgoing), and locks
- 128KB direct core memory access
  - 32KB local
  - 32KB north, 32KB south
  - 32KB east or west (depending on row)
- Data mover
  - Non-neighbor data communication
- Cascade interface
  - Partial results to next core


### **Programmable NoC: Bridging Engines & Hard IP**

#### High-bandwidth, Terabit Programmable NoC

- Massive-bandwidth, programmable network on chip (NoC) that abstracts away the hardware and connects the engines and hard IP together
- Programmed for different data flows between high-speed I/Os and engines

#### **Eases IP and Kernel Placement**

- Ability to intuitively compartmentalize the kernels with easy entry and exit points
- Ability to connect any master to any slave
- Global address maps are based on the NoC interconnect
- Configurable NoC is an AXI4-based network to route:
  - High bandwidth
  - Real time
  - Low latency
- Extends in both horizontal and vertical directions to the edges of the device
- Hardened connectivity to the integrated memory controllers and PCIe core, enabling immediate connection to external DDR




ANIMAIED

### **Programmable NoC: Bridging Engines & Hard IP**

#### **Programming Framework**


- NoC is a GUI experience
- Enables an intuitive top-down system design with a straightforward compiler flow



# **Adaptable Memory Hierarchy**

The Right Memory for the Right Job

Local data memory in Al Engines





© Copyright 2021 Xilinx

### **Versal ACAP Boards & Kits**

#### **Prime Series**

VMK180 General Purpose Development Kit (VM1802 Silicon)





### **Series Comparisons**

#### Table 1: Device Resources

Versal ACAP Resources and Capabilities	AI Edge Series	AI Core Series	Prime Series	Premium Series	HBM Series
Programmable Network on Chip (NoC)	~	~	~	✓	~
Aggregate INT8 TOPs	7-228	57-228	8-57	36-206	107-157
System Logic Cells (K)	44-1,139	540-1,968	329-2,233	1,575-7,352	3,837-5,631
Hierarchical Memory (Mb)	40-177	90-191	54-282	198-994	509-752
DSP Engines	90-1,312	928-1,968	464-3,984	1,904-14,352	7,392-10,848
AI Engines	8-304	128-400	-	-	-
Processing System	~	~	✓	✓	~
Serial Transceivers	0-44	8-44	8-48	48-168	88-128
Max. Serial Bandwidth (full duplex) (Tb/s)	2.9	2.9	5.2	18.1	11.4
I/O	114-530	478-770	316-770	586-780	780
Memory Controllers	1-3	2-4	1-4	3-4	4
HBM (GB)				1 <u>.</u>	8-32

#### Table 4: Versal AI Core Series

	VC1352	VC1502	VC1702	VC1802	VC1902	VC2602	VC2802		
AI Engines	128	198	304	300	400	0	0		
AI Engines-ML	0	0	0	0	0	152	304		
AIE/AIE-ML Data Memory (Mb)	32	50	76	75	100	76	152		
AIE-ML Shared Memory (Mb)	0	0	0	0	0	304	304		
DSP Engines	928	1,032	1,312	1,600	1,968	984	1,312		
System Logic Cells	539,840	814,520	981,120	1,585,938	1,968,400	820,313	1,139,040		
CLB Flip-Flops	493,568	744,704	897,024	1,450,000	1,799,680	750,000	1,041,408		
LUTs	246,784	372,352	448,512	725,000	899,840	375,000	520,704		
Distributed RAM (Mb)	7.5	11.3	13.7	22.1	27.5	11.4	15.9		
Block RAM Blocks	441	848	954	800	967	476	600		
Block RAM (Mb)	15.5	29.8	33.5	28.1	34.0	16.7	21.1		
UltraRAM Blocks	209	390	462	325	463	224	264		
UltraRAM (Mb)	58.8	109.7	129.9	91.4	130.2	63.0	74.3		
Accelerator RAM (Mb)	32	0	0	0	0	0	0		
APU		Dual-core Arm (	Cortex-A72; 48KB/3	2KB L1 Cache w/ pa	rity and ECC; 1MB	L2 Cache w/ ECC			
RPU	Dual-core Arm Cortex-R5F; 32KB/32KB L1 Cache, and TCM w/ECC								
Memory	256KB On-Chip Memory w/ECC								
Connectivity		Etherne	et (x2); UART (x2);	CAN-FD (x2); USB 2	2.0 (x1); SPI (x2);	I2C (x2)			
NoC Master / Slave Ports	10	21	21	28	28	21	21		
DDR Bus Width	128	192	192	256	256	192	192		
DDR Memory Controllers	2	3	3	4	4	3	3		
PCIe w/DMA & CCIX (CPM4)	1	1 x Gen4x16, CCIX	1 x Gen4x16, CCIX	1 x Gen4x16, CCIX	1 x Gen4x16, CCIX	-	-		
PCIe w/DMA & CCIX (CPM5)	4			-	÷	2 x Gen5x8, CCIX	2 x Gen5x8, CCIX		
PCIe (PLPCIE4)	1 x Gen4x8	4 x Gen4x8	4 x Gen4x8	4 x Gen4x8	4 x Gen4x8	-	-		
PCIe (PLPCIE5)			<u>-</u>			4 x Gen5x4	4 x Gen5x4		
100G Multirate Ethernet MAC	1	3	4	4	4	2	2		
XPIO	378	486	486	648	648	486	486		
HDIO	44	22	44	44	44	44	44		
GTY Transceivers (32.75Gb/s)	0	32	44	44	44	0	0		
GTYP Transceivers (32.75Gb/s)	8	0	0	0	0	32(1)	32(1)		
Video Decoder Engines (VDEs)	-	-	-	<del>.</del>	-	2	4		

#### Table 8: Versal Premium Series


Table 8: Versal Premiu									
	VP1102	VP1202	VP1402	VP1502	VP1552	VP1702	VP1802		
System Logic Cells	1,574,720	1,969,240	2,233,280	3,763,480	3,836,840	5,557,720	7,351,960		
CLB Flip-Flops	1,439,744	1,800,448	2,041,856	3,440,896	3,507,968	5,081,344	6,721,792		
LUTs	719,872	900,224	1,020,928	1,720,448	1,753,984	2,540,672	3,360,896		
Distributed RAM (Mb)	22	27	31	53	54	78	103		
Block RAM Blocks	1,405	1,341	1,981	2,541	2,541	3,741	4,941		
Block RAM (Mb)	49	47	70	89	89	132	174		
UltraRAM Blocks	453	677	645	1,301	1,301	1,925	2,549		
UltraRAM (Mb)	127	190	181	366	366	541	717		
DSP Engines	1,904	3,984	2,672	7,440	7,392	10,896	14,352		
APU	Dual-core Arm Cortex-A72; 48KB/32KB L1 Cache w/ parity and ECC; 1MB L2 Cache w/ ECC								
RPU	Dual-core Arm Cortex-R5F; 32KB/32KB L1 Cache, and TCM w/ECC								
Memory	256KB On-Chip Memory w/ECC								
Connectivity		Etherne	t (x2); UART (x2	); CAN-FD (x2); USB	2.0 (x1); SPI (x2);	I2C (x2)			
NoC Master / Slave Ports	30	28	42	52	52	76	100		
DDR Bus Width	192	256	192	256	256	256	256		
DDR Memory Controllers	3	4	3	4	4	4	4		
PCIe w/DMA & CCIX (CPM5)		2 x Gen5x8, CCIX		2 x Gen5x8, CCIX	2 x Gen5x8, CCIX	2 x Gen5x8, CCIX	2 x Gen5x8, CCIX		
PCIe w/CXL <sup>(2)</sup> (PLPCIE5)	2 x Gen5x4	2 x Gen5x4	2 x Gen5x4	2 x Gen5x4	8 x Gen5x4	2 x Gen5x4	2 x Gen5x4		
Multirate Ethernet MAC	6	2	6	4	4	6	8		
600G Ethernet MAC	4	1	8	3	1	5	7		
600G Interlaken	2		2	1	-	2	3		
400G HSC Engine	3	1	5	2	2	3	4		
XPIO	486	702	486	702	702	702	648		
HDIO	44	+	44			2. <del>-</del> .			
GTYP Transceivers 32.75Gb/s	8	28 <sup>(3)</sup>	8	28(3)	68 <sup>(3)</sup>	28 <sup>(3)</sup>	28 <sup>(3)</sup>		
GTM Transceivers <sup>(1)</sup> 58Gb/s (112Gb/s)	64 (32)	20 (10)	96 (48)	60 (30)	20 (10)	100 (50)	140 (70)		



# **Versal ACAP: Design Tool Flow**

© Copyright 2021 Xilinx

### **Adaptive Compute Acceleration Platform (ACAP)**




© Copyright 2021 Xilinx

### Tools for Development PL and Its Associated Resources





- Vivado® Design Suite for manual design
- Vitis<sup>TM</sup> HLS tools for hardware system creation






### Tools for Development NoC Resources





- Vivado IPI tool used for connecting NoC to various blocks:
  - Control, Interconnects, and Processing System (CIPS)
  - Memory and memory controllers
  - Communication cores



### Tools for Development Adaptable Intelligent Engines

Array of cores optimized for DSP and ML requires new tools









### Tools for Development Scalar Processors



- Vitis IDE supports Arm® RISC processors
  - Enables bootable image creation







### **Versal ACAP Design Flows**

### **PL-only System**

- Hardware-only design
- Created using the traditional design flow using the Vivado Design Suite, which generates a PDI to program the Versal device
- Comprises of a programmable logic (RTL or IP) implementation
- Operates autonomously and the device programming is handled by the Versal ACAP PMC



Versal





................

Design Type

......

**Design Flow** 

Series

#### 

compute system comprises of:

Arm<sup>®</sup> Cortex<sup>™</sup>-A72 and Cortex-R5F processors

Use models can be:

- Sophisticated embedded software stack
- Simple bare-metal stack


### **Versal ACAP Design Flows**

# **Embedded System**

Comprises of:

- Embedded processor
- Acceleration logic built into the traditional PL

For the Versal ACAP, the embedded



Versal Devices

Versal




**E** XILINX

#### **Embedded System**

#### Traditional flow:

- No platform
- Hardware design considered a fixed platform
  - Vivado tools create the programmable • logic on the device
  - Vitis tools cannot modify the PL  $\bullet$




Versal




**E** XILINX


#### Platform-based flow:

**Embedded System** 





Versal



#### **Embedded AI Engine System**


#### Comprises of:

- Embedded processor
- Acceleration logic:
  - Traditional PL
  - AI Engines

#### For the Versal ACAP:


- Embedded processing system is running on the Arm Cortex-A72 and Cortex-R5F processors
- Hardware content in the PL and algorithmic content in the AI Engines
- Created using platform-based design flow

© Copyright 2021 Xilinx



Versal






### Xilinx recommends a parallel development process

Application team works on the subsystem using a Xilinx pre-built platform

> Platform team works independently on bringing up the custom platform









### **Vitis Unified Software Platform**

## XILINX VITIS Unified Software Platform

- Adaptive computing
- Easy programmability of Versal ACAP hardware
- Support for open standards
- Software and AI
  - Heterogeneous environment
  - Portability: edge to cloud
  - AI toolkit



### Vitis Development Environment for Embedded Systems




GUI and Command-line Support **Eclipse Open-source Standard** 



platform

#### Vitis Unified Solution Stack For Heterogenous Compute, Edge to Cloud

Vitis IDE: Environment for development of applications for Xilinx embedded processors




# XILINX.

# **Thank You**



© Copyright 2021 Xilinx





VIIIO.	VITIS	
	IDE	
	IDL	
	_	_
	PROJECT	PLATFORM
	Create Application Project	Add Custom Platform
	Create Platform Project	
	Create Library Project	
	Import Project	


Select a platform from repos		eate a new platform	m from hardware (XS	A)			
Find:					dd 🔹 Manage		
Name	Board	Flow	Vendor	Path			
Sxilinx_vck190_base	xd	Embedded Ac	cel xilinx.com	/opt/xilinx/platforms/x	ilinx_vck190_base_2021		
silinx_zcu104_base silinx_u50_gen3x16_xdma_2	xd 0192/ u50	Embedded Ac DataCenter Ac			ilinx_zcu104_base_2021 ilinx_u50_gen3x16_xdm		
Platform info	Α	s Per Instruction					
General Info		Acceleration Resou	rces	Domain Details			
Name: xilinx vck190 base		Clock Frequencies		Domains			
Part: xcvc1902-vsva219	7-2MP-e-	Clock	Frequency (MHz)	Domain name	Details		
Family: versal		CPU PL 0	150.00000	aiengine	CPU: ai_engine		
		PL1	100.000000		OS: aie_runtime CPU: cortex-a72		
Description:		PL 2	300.000000	ALL	OS: linux		
A base platform targeting VC	K190	PL 3	75.000000	<b>D</b>	05. 1110		
which is the first Versal AI Cor	e series	PL 4	200.000000				
evaluation kit, enabling desig		PL 5	400.000000				
develop solutions using AI and DSP engines capable of delivering over 100X greater compute performance		PL 6	600.00000	2			
<u></u>							
3			-		ancel Finish		

#### **A Simple Example: The Project**

File Edit Search Xilinx Project Window Help








#### Build the system and review results

sink[1]



classifier

Θ



	Area Informat Compute Unit		Module Name	FF	LUT	DSP	BRAM	URAM
in a	mm2s_1	mm2s	mm2s_Pipeline_VITIS_LOOP_18_1	36	132	0	0	0
L.txt )	mm2s_1	mm2s	mm2s	867	1188	0	2	0
	polar_clip_1	polar_clip	atan2_generic_double_Pipeline_1	276	1759	0	4	0
	polar_clip_1	polar_clip	atan2_generic_double_s	790	4778	0	4	0
	polar_clip_1	polar_clip	atan2_cordic_double_s	1207	6308	0	4	0
	polar_clip_1	polar_clip	scaled_fixed2ieee_63_1_s	458	1560	0	0	0
	polar_clip_1	polar_clip	sin_or_cos_double_s	3312	8661	0	0	0
	polar_clip_1	polar_clip	polar_clip	9901	28374	0	4	0
	s2mm_l	s2mm	s2mm_Pipeline_VITIS_LOOP_18_1	66	130	0	0	0
	s2mm_l	s2mm	s2mm	896	1192	0	2	0

#### You can simulate separately or at system level

- AIE in SystemC, A72 en QEMU, PL in XSIM

		Active build configuration:	Emulation-SW -	1
			Emulation-SW	
IE Con	piler Options		Emulation-AIE	
Target:	x86 Simulation		Hardware	1
				-

Launch On Emulator

Select Emulator in GUI mode for debugging signals from waveforms.

Cancel

Start Emulator and Run

205

350.001000 us

300.000000

1 1 1

000.

e4d..

1

0

Emulator will be launched before running the application.

Launch Emulator in GUI mode to display waveforms



0.000000] NR\_IRQS: 64, nr\_irqs: 64, preallocated irqs: 0

0.000000] GICv3: Distributor has no Range Selector support

0.000000] GICv3: no VLPI support, no direct LPI support

0.000000] GICv3: GIC: Using split EOI/Deactivate mode


0.000000] GICv3: 160 SPIs implemented


0.0000001 GICv3: 16 PPIs implemented

0.0000001 GICv3: 0 Extended SPIs implemented

OFMU Process

Versal SystemC Simulator Console		Target: x86 Simulation
Initializing graph gr		
Resetting cores of graph gr		
Configuring DMAs of graph gr		
Configuring PL-Interface for graph gr		
Set iterations for the core(s) of graph gr		Launc
Enabling core(s) of graph gr Starting to run Kernel Loader		
Done executing!!!!		
Waiting for core(s) of graph gr to finish execution		Emulator will be launched bef
core(s) are done executing		
Exiting!		Select Emulator in GUI mode f
[warning] : Tcl interface disabled, not requesting profiles.		•
[warning] : Tcl interface disabled, not requesting profiles.		
Stopping Simulator.		
[warning] : TCL interface disabled.		and the second se
		Launch Emulator in GUI mode to dis
Info: /OSCI/SystemC: Simulation stopped by user.		
INFO::[ DDRC-TXNQ-TRACE ] DDRMC X0Y0/controller ch0/transactionQueue ge = 0.0000	00, overhd = 0.000000	
INFO::[ DDRC-TXNQ-TRACE ] DDRMC X0Y0/controller chl/transactionQueue qe = 0.0000	00, overhd = 0.000000	
Summary File: object destroyed.		
IP-INFO: deleting ip PSIP ps i6		
IP-INF0: deleting packet ip		
IP-INFO: deleting packet ip		
IP-INFO: deleting packet ip	Untitled 1* × xilinx vck1	.90 base wrapper sim wrapper behav.wcfg
IP-INFO: deleting packet ip	_	
[INFO] : Simulation Finished, Sim result: 0	Q 💾 🔍 Q 💥 🕽	ể ⊨Ĩ I4 ▶I 1± ±r +Γ Γ∈ ⇒Γ -
🖳 Emulation Console 🖾 🍄 Debug		





AIE ISS SystemC hw emu QEMU XSim PDI