

301/1352-3

**MICROPROCESSOR LABORATORY SEVENTH COURSE
ON
BASIC VLSI DESIGN TECHNIQUES**

29 October - 23 November 2001

IC DESIGN STYLES TEST AND DESIGN FOR TESTABILITY

available also on:

http://micdigital.web.cern.ch/micdigital/VLSI_Trieste/VLSI_Trieste.htm

Jorgen CHRISTIANSEN
CERN
EP Division
CH-1211 Geneva 23
SWITZERLAND

These are preliminary lecture notes intended only for distribution to participants.

IC design styles

J. Christiansen,
CERN - EP/MIC
Jorgen.Christiansen@cern.ch

Design styles

- Full custom
- Standard cell
- Gate-array
- Macro-cell
- "FPGA"
- Combinations

Full custom


- Hand drawn geometry
- All layers customized
- Digital and analog
- Simulation at transistor level (analog)
- High density
- High performance
- Long design time

Trieste November 98

J.Christiansen.CERN

3

Full custom



Trieste November 98

J.Christiansen.CERN

4

Standard cells


- Standard cells organized in rows (and, or, flip-flops, etc.)
- Cells made as full custom by vendor (not user).
- All layers customized
- Digital with possibility of special analog cells.
- Simulation at gate level (digital)
- Medium density
- Medium-high performance
- Reasonable design time

Trieste November 98

J.Christiansen.CERN

5

Standard cells



Trieste November 98

J.Christiansen.CERN

6

Gate-array


- Predefined transistors connected via metal
- Two types: Channel based
 Channel less (sea of gates)
- Only metallization layers customized
- Fixed array sizes (normally 5-10 different)
- Digital cells in library (and, or, flip-flops, etc.)
- Simulation at gate level (digital)
- Medium density
- Medium performance
- Reasonable design time

Trieste November 98

J.Christiansen/CERN

7

Gate-array




Trieste November 98

J.Christiansen/CERN

8

Gate-array

Sea of gates



RAM


Trieste November 98

J.Christiansen/CERN

9

Macro cell

- Predefined macro blocks (Processors, RAM, etc)
- Macro blocks made as full custom by vendor
- All layers customized
- Digital and some analog (ADC)
- Simulation at behavioral or gate level (digital)
- High density
- High performance
- Short design time
- Use standard on-chip busses
- "System on a chip"



Trieste November 98

J.Christiansen/CERN

10

FPGA = Field Programmable Gate Array


- Programmable logic blocks
- Programmable connections between logic blocks
- No layers customized (standard devices)
- Digital only
- Low - medium performance (<50 - 100MHz)
- Low - medium density (up to ~100k gates)
- Programmable by: SRAM, EEROM, Anti_fuse, etc
- Cheap design tools on PC's
- Low development cost
- High device cost

Trieste November 98

J.Christiansen/CERN

11

FPGA



Trieste November 98

J.Christiansen.CERN

12


Comparison

	FPGA	Gate array	Standard cell	Full custom	Macro cell
Density	Low	Medium	Medium	High	High
Flexibility	Low (high)	Low	Medium	High	Medium
Analog	No	No	No	Yes	Yes
Performance	Low	Medium	High	Very high	Very high
Design time	Low	Medium	Medium	High	Medium
Design costs	Low	Medium	Medium	High	High
Tools	Simple	Complex	Complex	Very complex	Complex
Volume	Low	Medium	High	High	High

High performance devices

- Mixture of full custom, standard cells and macro's
- Full custom for special blocks: Adder (data path), etc.
- Macro's for standard blocks: RAM, ROM, etc.
- Standard cells for non critical digital blocks

ASIC with mixture of full custom, RAM and standard cells




Trieste November 98

J.Christiansen/CERN

15

Pentium




Trieste November 98

J.Christiansen/CERN


16

Alpha



Trieste November 98

Motrola's PowerPC™ 620 32/64-Bit RISC Microprocessor




J.Christiansen/CERN

17

New combinations

- FPGA's with RAM, PCI interface, Processor, ADC, etc.
- Gate arrays with RAM, Processor, ADC, etc



18

J.Christiansen/CERN

Design methodology

J. Christiansen,
CERN - EP/MIC
Jorgen.Christiansen@cern.ch

Design Methodology

- Specification
- Trade-off's
- Design domains - abstraction level
- Top-down - Bottom up
- Schematic based
- Synthesis based
- Getting it right - Simulation
- Lower power

Specification


- A specification of what to construct is the first major step.
- A detailed specification must be agreed upon with the system people. Major changes during design will result in significant delays.
- Requirements must be considered at many levels
 - System
 - Board
 - Hybrid
 - IC
- Specifications can be verified by system simulations.
- Specification is 1/4 - 1/3 of total IC project !.

Trieste November 98

J.Christiansen/CERN

3

Trade offs




Trieste November 98

J.Christiansen/CERN

4

Design domains




Trieste November 98

J.Christiansen/CERN

5

Design domains and synthesis




Trieste November 98

J.Christiansen, CERN

6

Top - down design

- Choice of algorithm (optimization)
- Choice of architecture (optimization)
- Definition of functional modules
- Definition of design hierarchy
- Split up in small boxes - split up in small boxes - split up in small boxes
- Define required units (adders, state machine, etc.)
- Floor-planning
- Map into chosen technology (synthesis, schematic, layout)
- (change algorithms or architecture if speed or chip size problems)
- Behavioral simulation tools



Bottom - up

- Build gates in given technology
- Build basic units using gates
- Build generic modules of use
- Put modules together
- Hope that you arrived at some reasonable architecture
- Gate level simulation tools




Comment by one of the main designers of the Pentium processor

**The design was made in a typical top - down , bottom - up ,
inside - out design methodology**

Schematic based

- Symbol of module defines interface
- Schematic of module defines function
- Top - down: Make first symbol and then schematic
- Bottom - up: Make first Schematic and then symbol




Synthesis based

- Define modules and their behavior in a proper language (also used for simulation)
- Use synthesis tools to generate schematics and symbols (netlists)

```

timescale 100ps edge clk
begin
  if (test) coarse = #(test_delay) offset;
  else if (coarse = count_roll_over)
    coarse = #(test_delay) 0;
  else coarse = #(test_delay) coarse + 1;
end
  
```




Getting it right - Simulation

- Simulate the design at all levels (transistor, gate, system)
- Analog simulator (SPICE) for full custom design
- Digital gate level simulator for gate based design
- Mixed mode simulation of mixed analog-digital design
- Behavioral simulation at module level (Verilog, VHDL)
- All functions must be simulated and verified.
- Worst case data must be used to verify timing
- Worst - Typical - Best case conditions must be verified
- Use programming approach to verify large set of functions (not looking at waveform displays)

Low power design


- Low power design gets increasingly important:
 - Gate count increasing > increasing power
 - Clock frequency increasing > increasing power
 - Packaging problems for high power devices
 - Portable equipment working on battery
- Where does power go:
 - 1: Charging and dis-charging of capacitance: Switching nodes
 - 2: Short circuit current: Both N and P MOS conducting during transition
 - 3: Leakage currents: MOS transistors (switch) does not turn completely off



$$P = N_{\text{switch}} \cdot f \cdot C \cdot V_{DD}^2 + N_{\text{switch}} \cdot f \cdot E_{\text{short}} + N \cdot I_{\text{leak}} \cdot V_{DD}$$

Decrease power


- **Lower Vdd:**
 $5v > 2.5v$ gives a factor 4!
 New technologies use lower Vdd because of risk of gate-oxide break-down and hot electron effect.
- **Lower Vdd and duplicate hardware**



- **Lower number of switching nodes:**

The clock signal often consumes 50% of total power:
 Gate clocks for modules not working
 Not use clocks
 Lower signal activity

Lower signal activity



IC design Tools

J. Christiansen,
CERN - EP/MIC
Jorgen.Christiansen@cern.ch

Cell development

- **Schematic entry** (transistor symbols)
- **Analog simulation** (SPICE models)
- **Layout** (layer definitions)
- **Design Rule Checking**, DRC (design rules)
- **Extraction** (extraction rules and parameters)
- **Electrical Rule Checking**, ERC (ERC rules)
- **Layout Versus Schematic**, LVS (LVS rules)
- Analog simulation.
- Characterization: delay, setup, hold, loading sensitivity, etc.
- Generation of **digital simulation** model with back annotation.
- Generation of synthesis model
- Generation of symbol and black-box for place & route

Digital design

- **Behavioral simulation**
- **Synthesis** (synthesis models) } Or direct **schematic entry**
- Gate level simulation (gate models)
- **Floor planning**
- **Loading estimation** (loading estimation model)
- Simulation with estimated back-annotation
- **Place and route** (place and route rules)
- **Design Rule Check, DRC** (DRC rules)
- **Loading extraction** (rules and parameters)
- Simulation with real back-annotation
- Design export
- Testing: Test generation, Fault simulation, Vector translation


Trieste November 98

J.Christiansen/CERN

3

Design entry

- Layout
 - Drawing geometrical shapes: Defines layout hierarchy
Defines layer masks
 - Requires detailed knowledge about CMOS technology
 - Requires detailed knowledge about design rules
 - Requires detailed knowledge about circuit design
 - Slow and tedious
 - Optimum performance can be obtained
 - No yield guarantee from manufacturer when making full custom cells



Trieste November 98

J.Christiansen, CERN

4

- Schematic

- Drawing electrical circuit: Defines electrical hierarchy
 Defines electrical connections
 Defines circuit: transistors, resistors,...

Requires good circuit design knowledge for analog design
 Requires good logic design knowledge for digital design (boolean logic, state machines)
 Gives good overview of design hierarchy
 Significant amount of time used for manual optimization



Trieste November 98

J.Christiansen/CERN

5

- Behavioral

- Writing behavior (text): Defines behavioral hierarchy
 Defines algorithm
 Defines architecture
- Synthesis tool required to map into gates
- Often integrated with graphical block diagram tool.

example behavioral description:
 the clock is connected to enable in module 01, 02
 the clock is connected to enable in module 03, 04, 05

```

always @(posedge clk)
begin
  if (en0) count = count + 1;
  else if (count == count_max) count = 0;
  else count = count + 1;
end

module add_and_mult a,b,c,out
input [1:0] a,b,c;
output [1:0] out;
wire [1:0] internal_add;

adder12 add(a,b,internal_add);
multiplier12 mult(internal_add,c,out);
endmodule
  
```


Trieste November 98

J.Christiansen/CERN


6

Verification



- **Design Rule Check:**
Checks geometrical shapes: width, length, spacing, overlap, etc.
- **Electrical rule check:**
Checks electrical circuit: unconnected inputs, shorted outputs, correct power and ground connection
- **Extraction:**
Extracts electrical circuit: transistors, connections, capacitance, resistance
- **Layout versus schematic:**
Compares electrical circuits: transistors: parallel or serial (schematic and extracted layout)



EXT



LVS



Trieste November 98

J.Christiansen/CERN

7

Simulation

- Simulates behavior of designed circuit
 - Input: Models (transistor, gates, macro)
Textual netlist (schematic, extracted layout, behavioral)
User defined stimulus
 - Output: Circuit response (waveforms, patterns)
Warnings
- Transistor level simulation using analog simulator (SPICE)
 - Time domain
 - Frequency domain
 - Noise

Trieste November 98

J.Christiansen.CERN

8

-
- Gate level simulation using digital simulator
 - Logic functionality
 - Timing: Operating frequency, delay, setup & hold violations
 - Behavioral simulation
 - System and IC definition (algorithm, architecture)
 - Partitioning
 - Complexity estimation
- } Normally same simulator

Gate level models

- Border between transistor domain (analog) and digital domain
- Digital gate level models introduced to speed up simulation.
- Gate level model contains:
 - Logic behavior
 - Delays depending on: operating conditions, loading, signal slew rates
 - Setup and hold timing violation checks
- Gate level model parameters extracted from transistor level simulations and characterization of real gates.

Gate data sheet

NA3

3-Input NAND

Quadrant System 2.0

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Logic: $F = \overline{A \cdot B \cdot C}$

Case	Parameter	Value	Unit
1	t_{PLH}	1.481	ns
2	t_{PLL}	1.481	ns
3	t_{PHL}	1.481	ns
4	t_{PHL}	1.481	ns
5	t_{PZH}	1.481	ns
6	t_{PZH}	1.481	ns
7	t_{PZH}	1.481	ns
8	t_{PZH}	1.481	ns

Input/Output Specifications

Case	Parameter	Value	Unit	Case	Parameter	Value	Unit
1	V_{OH}	1.481	V	1	V_{OL}	0.000	V
2	I_{OH}	1.481	mA	2	I_{OL}	1.481	mA
3	I_{OH}	1.481	mA	3	I_{OL}	1.481	mA
4	I_{OH}	1.481	mA	4	I_{OL}	1.481	mA
5	I_{OH}	1.481	mA	5	I_{OL}	1.481	mA
6	I_{OH}	1.481	mA	6	I_{OL}	1.481	mA
7	I_{OH}	1.481	mA	7	I_{OL}	1.481	mA
8	I_{OH}	1.481	mA	8	I_{OL}	1.481	mA

Propagation Delay

Case	From	To	Min	Typ	Max	Unit
1	1	1	1.481	1.481	1.481	ns
2	1	2	1.481	1.481	1.481	ns
3	1	3	1.481	1.481	1.481	ns
4	2	1	1.481	1.481	1.481	ns
5	2	2	1.481	1.481	1.481	ns
6	2	3	1.481	1.481	1.481	ns
7	3	1	1.481	1.481	1.481	ns
8	3	2	1.481	1.481	1.481	ns
9	3	3	1.481	1.481	1.481	ns
10	1	2	1.481	1.481	1.481	ns
11	1	3	1.481	1.481	1.481	ns
12	2	1	1.481	1.481	1.481	ns
13	2	2	1.481	1.481	1.481	ns
14	2	3	1.481	1.481	1.481	ns
15	3	1	1.481	1.481	1.481	ns
16	3	2	1.481	1.481	1.481	ns
17	3	3	1.481	1.481	1.481	ns
18	1	2	1.481	1.481	1.481	ns
19	1	3	1.481	1.481	1.481	ns
20	2	1	1.481	1.481	1.481	ns
21	2	2	1.481	1.481	1.481	ns
22	2	3	1.481	1.481	1.481	ns
23	3	1	1.481	1.481	1.481	ns
24	3	2	1.481	1.481	1.481	ns
25	3	3	1.481	1.481	1.481	ns

NO33

3-Input NOR

Quadrant System 2.0

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Logic: $F = \overline{A + B + C}$

Case	Parameter	Value	Unit
1	t_{PLH}	2.148	ns
2	t_{PLL}	2.148	ns
3	t_{PHL}	2.148	ns
4	t_{PHL}	2.148	ns
5	t_{PZH}	2.148	ns
6	t_{PZH}	2.148	ns
7	t_{PZH}	2.148	ns
8	t_{PZH}	2.148	ns

Input/Output Specifications




Case	Parameter	Value	Unit	Case	Parameter	Value	Unit
1	V_{OH}	2.148	V	1	V_{OL}	0.000	V
2	I_{OH}	2.148	mA	2	I_{OL}	2.148	mA
3	I_{OH}	2.148	mA	3	I_{OL}	2.148	mA
4	I_{OH}	2.148	mA	4	I_{OL}	2.148	mA
5	I_{OH}	2.148	mA	5	I_{OL}	2.148	mA
6	I_{OH}	2.148	mA	6	I_{OL}	2.148	mA
7	I_{OH}	2.148	mA	7	I_{OL}	2.148	mA
8	I_{OH}	2.148	mA	8	I_{OL}	2.148	mA

Propagation Delay

Case	From	To	Min	Typ	Max	Unit
1	1	1	2.148	2.148	2.148	ns
2	1	2	2.148	2.148	2.148	ns
3	1	3	2.148	2.148	2.148	ns
4	2	1	2.148	2.148	2.148	ns
5	2	2	2.148	2.148	2.148	ns
6	2	3	2.148	2.148	2.148	ns
7	3	1	2.148	2.148	2.148	ns
8	3	2	2.148	2.148	2.148	ns
9	3	3	2.148	2.148	2.148	ns
10	1	2	2.148	2.148	2.148	ns
11	1	3	2.148	2.148	2.148	ns
12	2	1	2.148	2.148	2.148	ns
13	2	2	2.148	2.148	2.148	ns
14	2	3	2.148	2.148	2.148	ns
15	3	1	2.148	2.148	2.148	ns
16	3	2	2.148	2.148	2.148	ns
17	3	3	2.148	2.148	2.148	ns
18	1	2	2.148	2.148	2.148	ns
19	1	3	2.148	2.148	2.148	ns
20	2	1	2.148	2.148	2.148	ns
21	2	2	2.148	2.148	2.148	ns
22	2	3	2.148	2.148	2.148	ns
23	3	1	2.148	2.148	2.148	ns
24	3	2	2.148	2.148	2.148	ns
25	3	3	2.148	2.148	2.148	ns


De-rating factors

Worst case $1.32 \times 1.55 \times 1.14 = 2.33 (2)$
 Typical case $1 \times 1 \times 1 = 1$
 Best case $0.74 \times 0.68 \times 0.93 = 0.45 (0.5)$




Place and Route

- Generates final chip from gate level netlist
 - Goals: Minimum chip size
Maximum chip speed.
- Placement:
 - Placing all gates to minimize distance between connected gates
 - Floor planning tool using design hierarchy
 - Specialized algorithms (min cut, simulated annealing, etc.)
 - Timing driven
 - Manual intervention
 - Very compute intensive



Trieste November 98



J.Christiansen/CERN



13


- Routing:
 - Channel based: Routing only in channels between gates (few metal layers: 2)
 - Channel less: Routing over gates (many metal layers: 3 - 5)
 - Often split in two steps:
 - Global route: Find a coarse route depending on local routing density
 - Detailed route: Generate routing layout

Trieste November 98

J.Christiansen/CERN

14

- Performance of sub-micron CMOS IC's are to a large extent determined by place & route.
 - Loading delays bigger than intrinsic gate delays
 - Wire R-C delays starts to become important in sub-micron
 - Clock distribution over complete chip gets critical at operating frequencies above 100Mhz.



Design tool framework

- Design tools from one vendor normally integrated into a framework which enables tools to exchange data.
 - Common data base
 - Automatic translation from one type to another
 - (Allows third part tools to be integrated into framework)
- Few standards to allow transport of designs between tools from different vendors.
 - VHDL and Verilog behavioral models and netlists
 - EDIF netlist, SPICE netlist for analog simulation
 - GDSII layout
 - Standard Delay Format (SDF) for gate delays.
 - Small vendors must be compatible with large vendors.

Transporting designs between tools from different vendors often cause problems

Required tools for different designs

- **FPGA**
 - A: PC based schematic entry with time estimator and simple Place & route
 - B: Behavioral modeling with synthesis, simulation and place & route.
- **Gate array**
 - A: Schematic entry and simulation
 - B: Behavioral modeling with synthesis and simulation.
 - Place and route performed by vendor
- **Full custom**
 - Layout, DRC, extraction and transistor level simulation
- **Standard cell, macro and full custom**
 - All tools described required

Source of CAE tools

- **Cadence**
 - Complete set of tools integrated into framework
- **Mentor**
 - Complete set of tools integrated into framework
- **Synopsis**
 - Power full synthesis tools
 - VHDL simulator
- **Avant**
 - Power full place and route tools
 - Hspice simulator with automatic characterization tools
- **Div commercial:**
 - View-logic, Summit, Tanner, etc.

-
- Free shareware:
 - Spice, Magic, Berkley IC design tools, Aliance
 - Diverse from the web.
 - Complete set of commercial high performance CAE tools cost ~1 M\$ per seat ! (official list price).
 - University programs: Complete set of tools ~10K\$
 - Europe: Eurochip
 - US: Mosis
 - Japan: ?

Hardware describing languages and Synthesis

J. Christiansen,
CERN - EP/MIC
Jorgen.Christiansen@cern.ch

Hardware describing languages (HDL)

- Describe behavior not implementation
- Make model independent of technology
- Model complete systems
- Specification of sub-module functions
- Speed up simulation of large systems
- Standardized text format
- CAE tool independent

- VHDL

- Very High speed integrated circuit Description Language
- Initiated by American department of defense as a specification language.
- Standardized by IEEE

- Verilog


- First real commercial HDL language from gateway automation (now Cadence)
- Default standard among chip designers for many years
- Until a few years ago, proprietary language of Cadence.
- Now also a IEEE standard because of severe competition from VHDL. Result: multiple vendors

- Compiled/Interpreted

- Compiled:
 - Description compiled into C and then into binary or directly into binary
 - Fast execution
 - Slow compilation
- Interpreted:
 - Description interpreted at run time
 - Slow execution
 - Fast "compilation"
 - Many interactive features
- VHDL normally compiled
- Verilog exists in both interpreted and compiled versions

Design entry

- Text:
 - Tool independent
 - Good for describing algorithms
 - Bad for getting an overview of a large design



```
module counter (clk, reset, enable, count_out);
    input clk;
    input reset;
    input enable;
    output count_out;
    reg count;
    always @(posedge clk)
        if (reset) count <- 0;
        else if (enable) count <- count + 1;
    count_out <- count;
endmodule
```



Trieste November 98

J.Christiansen.CERN

5

• Add-on tools

- Block diagrams to get overview of hierarchy
- Graphical description of final state machines (FSM)
 - Generates synthesizable HDL code
- Flowcharts
- Language sensitive editors
- Waveform display tools



Trieste November 98

J.Christiansen.CERN

6

Synthesis


Algorithm

0% technology dependent

```
For i = 0 to 15
  sum = sum + data[i]
```

Architecture


10% technology dependent



Behavioral synthesis

Register level

20% technology dependent



Logic synthesis

Gate level

100% technology dependent




Trieste November 98

J.Christiansen/CERN

7

Logic synthesis

- HDL compilation (from VHDL or Verilog)
 - Registers: Where storage is required
 - Logic: Boolean equations, if-then-else, case, etc.
- Logic optimization
 - Logic minimization (similar to Karnaugh maps)
 - Finds logic sharing between equations
 - Maps into gates available in given technology
 - Uses local optimization rules




Trieste November 98

J.Christiansen/CERN

8

- Timing optimization

- Estimate loading of wires
- Defined timing constraints (clock frequency, delay, etc.)
- Perform transformations until all constraints fulfilled




Trieste November 98

J.Christiansen/CERN

9

- Combined timing - size optimization

- Smallest circuit complying to all timing constraints



- Best solution found as a combination of special optimization algorithms and evaluation of many alternative solutions (Similar to simulated annealing)

Trieste November 98

J.Christiansen/CERN

10

- Problems in synthesis

- Dealing with "single late signal"
- Mapping into complex library elements
- Regular data path structures:

- Adders: ripple carry, carry look ahead, carry select, etc.
- Multipliers, etc.

Use special guidance to select special adders, multipliers, etc..

Performance of sub-micron technologies are dominated by wiring delays (wire capacitance)

- Synthesis in many cases does a better job than a manually optimized logic design.

(in much shorter time)


- Wire loading

Timing optimization is based on a wire loading model.


Loading of gate = input capacitance of following gates + wire capacitance

Gate loading known by synthesizer

Wire loading must be estimated



- Estimate wire capacitance from number of gates connected to wire.




Advantage: Simple model
 Disadvantage: Bad estimate of long wires
 (which limits circuit performance)

- Estimate using floor plan

Inside local region
 Estimate as function of number
 of gates and size of region

Between regions
 Use estimate of physical distance
 between routing regions



Advantage: Realistic estimate
 Disadvantage: Synthesizer must work with complete design

- Iteration

- Synthesis with crude estimation
- P&R with extraction of real loading
- Re-synthesize starting from real loads
- Repeat X times

- Timing driven P&R


- Synthesize with crude estimation
- Use timing calculations from synthesis to control P&R

- Integration of synthesis and P&R

- Floor planning - timing driven - iteration

- Synthesis in the future

- Integration of synthesis and P&R
- Synthesize standard modules (processor, PCI interface, Digital filters, etc.)
- Automatic insertion of scan path for production testing.
- Synthesis for low power
- Synthesis of self-timed circuits (asynchronous)
- Behavioral synthesis
- Formal verification



Requirements to package

- Protect circuit from external environment
- Protect circuit during production of PCB
- Mechanical interface to PCB
- Interface for production testing
- Good signal transfer between chip and PCB
- Good power supply to IC
- Cooling
- Small
- Cheap

Materials

- Ceramic
 - Good heat conductivity
 - Hermetic
 - Expensive (often more expensive than chip itself !)
- Metal (has been used internally in IBM)
 - Good heat conductivity
 - Hermetic
 - Electrical conductive (must be mixed with other material)
- Plastic
 - Cheap
 - Poor heat conductivity
 - Can be improved by incorporating metallic heat plate.


Trieste November 98

J.Christiansen/CERN

3

Cooling

- Package must transport heat from IC to environment
- Heat removed from package by:
 - Air: Natural air flow, Forced air flow improved by mounting heat sink
 - PCB: Transported to PCB by package pins
 - Liquid: Used in large mainframe computers



Trieste November 98

J.Christiansen.CERN

4

-
- Package types:
 - Below 1 watt: Plastic
 - Below 5 watt: Standard ceramic
 - Up to 30 watt: Special

Passive heat sink




Trieste November 98

Active heat sink



J.Christiansen/CERN

Water cooled mainframe computer



5

Chip mounting

- Pin through hole
 - Pins traversing PCB
 - Easy manual mounting
 - Problem passing signals between pins on PCB (All layers)
 - Limited density
- Surface Mount Devices (SMD)
 - Small footprint on surface of PCB
 - Special machines required for mounting
 - No blocking of wires on lower PCB layers
 - High density

Trieste November 98



J.Christiansen CERN

6

Traditional packages

- DIL (Dual In Line)
 - Low pin count
 - Large
- PGA (Pin Grid Array)
 - High pin count (up to 400)
 - Previously used for most CPU's
- PLCC (Plastic leaded chip carrier)
 - Limited pin count (max 84)
 - Large
 - Cheap
 - SMD
- QFP (Quarter Flat pack)
 - High pin count (up to 300)
 - small
 - Cheap
 - SMD

Package inductance
1 - 20 nH



Trieste November 98

J.Christiansen/CERN


7

New package types

- BGA (Ball Grid Array)
 - Small solder balls to connect to board
 - small
 - High pin count
 - Cheap
 - Low inductance
- CSP (Chip scale packaging)
 - Similar to BGA
 - Very small packages



Package inductance
1 - 5nH




Trieste November 98

J.Christiansen/CERN

8




- MCP (Multi Chip Package)
 - Mixing of several technologies in same component
 - Yield improvement by making two chips instead of one



P6: processor + second level cache

Chip to package connection

- Bonding
 - Only periphery of chip available for IO connections
 - Mechanical bonding of one pin at a time (sequential)
 - Cooling from back of chip
 - High inductance (~1nH)
- Flip-chip
 - Whole chip area available for IO connections
 - Automatic alignment
 - One step process (parallel)
 - Cooling via balls (front) and back if required
 - Thermal matching between chip and substrate required
 - Low inductance (~0.1nH)




Multiple Chip Module (MCM)


- Increase integration level of system (smaller size)
- Decrease loading of external signals > higher performance
- No packaging of individual chips
- Problems with known good die:
 - Single chip fault coverage: 95%
 - MCM yield with 10 chips: $(0.95)^{10} = 60\%$
- Problems with cooling
- Still expensive




Trieste November 98



J.Christiansen/CERN



11




Trieste November 98

J.Christiansen.CERN

12

Signal Interface

- Transfer of IC signals to PCB
 - Package inductance.
 - PCB wire capacitance.
 - L - C resonator circuit generating oscillations.
 - Transmission line effects may generate reflections
 - Cross-talk via mutual inductance



Trieste November 98

J.Christiansen/CERN

13

IO signals

- Direct voltage mode
 - Simple driver (Large CMOS inverter)
 - TTL, CMOS, LV-TTL, etc. Problems when Vdd of IC's change.
 - Large current peaks during transitions resulting in large oscillations
- Slew rate controlled
 - Limiting output current during transitions
 - Reduced oscillations
 - (Reduced speed)




Trieste November 98

J.Christiansen.CERN

14


- Current mode

- Switch current instead of voltage
- Reduced current surge in power supply of driver
- Reduced oscillations
- External resistor to translate into voltage or Low impedance measuring current directly
- Very good to drive transmission lines (similar to ECL)




- Differential

- Switch two opposite signals: signal and signal inverted
- Good for twisted pairs
- Common mode of signal can be rejected
- Two pins per signal required
- High speed



- LVDS (Low Voltage swing Differential signaling)
 - High speed (up to 250 MHz or higher)
 - Low voltage (independent of V_{dd} of different technologies)
 - Differential
 - Current mode
 - Constant current in driver power supply (low noise)




Trieste November 98

J.Christiansen/CERN

17


Power supply

- Power supply current to synchronous circuits strongly correlated to clock
- Large current surges when normal CMOS output drivers change state
- Inductance in power supply lines in package.
- 10% - 25% of IC pins dedicated to power to insure on-chip power with low voltage drop and acceptable noise.



Trieste November 98

J.Christiansen/CERN



18

Good design practices (What not to do)

J. Christiansen,
CERN - EP/MIC
Jorgen.Christiansen@cern.ch

Purpose of good design practices

- Improve chance of chip working first time
- Reduce (total!) design time
- Reduce development cost
- Improved reliability
- Improved production yield.
- Follow vendor rules to get standard guarantees.
- Some performance reduction may have to be accepted
- (Be smart but not too smart)

Specification

- Specification must be complete before starting to do detailed design.
- Specification must be agreed upon and "signed" by involved partners
- Specification must be exact and leave no space for different interpretations
- Specification should be simulated at system level
- HDL specification is preferable.
- Realistic guesses of design time, design costs and production costs must be made (factor 2).

Choice of technology


- Performance (speed, complexity)
- Design tools : Synthesis, P&R, etc.
Libraries (gates, adders, RAM, ROM, PLL's, etc.)
- Development costs
 - Full engineering run: NRE
 - Multi Project Wafer (MPW)
- Life time of technology
 - Modern CMOS only have a life time of ~5 years
- Production
 - Price as function of volume
 - Production testing

Well planned design hierarchy

- The hierarchy of a design is the base for the whole design process.
 - Define logical functional blocks
 - Minimize connections between branches of hierarchy
 - Keep in mind that Hierarchy is going to be used for synthesis, simulation, Place & route, testing, etc.
- Define architecture in a top-down approach
- Evaluate implementation and performance of critical blocks to see if architecture must be changed.


Synchronous design

- All flip-flops clocked with same clock.
- Only use clocked flip-flops
 - no RS latches, cross coupled gates, J-K flip-flops, etc.
- No asynchronous state machines
- No self-timed circuits



Clock gating

- Clock gating has the potential of significant power savings disabling clocks to functions not active.
- Clock gating introduces a significant risk of malfunctions caused by glitches when enabling/disabling clock



Trieste November 98

J.Christiansen/CERN

7

- It may be required to use clock gating on timing control signals to on-chip RAM:
 - Write enable is often used to latch address on rising edge and data on falling edge
 - Simulate very carefully circuit generating write-enable pulse.


Trieste November 98

J.Christiansen/CERN

8

Clock distribution

- Even in synchronous designs, race conditions can occur if clock not properly distributed
 - Flip-flops have set-up and hold time restrictions
 - Clocks may not arrive at same time to different flip-flops.
 - Especially critical for shift registers where no logic delays exists between neighbor flip-flops.
 - Clock distribution must be very carefully designed and dummy logic may be needed between flip-flops.




Trieste November 98

J.Christiansen/CERN

9

- Use of both rising and falling edge of clock
 - Doubling effective speed of circuits
 - Strict requirements to clock duty cycle from external source
 - Duty cycle distortion in clock distribution
 - **Use PLL to generate clock multiplication**




Trieste November 98

J.Christiansen.CERN

10

Delay based circuits

- Pulse generator
- Clock doubler




Trieste November 98

J.Christiansen, CERN

11

Resets

- Asynchronous resets must still be synchronized to clock to insure correct start when reset released
- Synchronous reset made by simple gating of input




Trieste November 98

J.Christiansen, CERN

12

Interface to asynchronous world

- It is in some applications necessary to interface to circuits not running with the same clock.
 - Natural signals are asynchronous
 - Signals between different systems
 - Many chips today uses special internal clocks (eg. X 2)
- Asynchronous signals must be synchronized
 - Synchronizers are sensitive to meta-stability
 - Use double or triple synchronizers




Trieste November 98

J.Christiansen/CERN

13

On-chip data busses

- Data busses are often required to exchange data between many functional units.
 - Insure that only one driver actively driving bus
 - Also before chip have been properly initialized
 - Bus drivers are often power full and a bus contention may be destructive.
 - Insure that bus is never left in a tri-state state.
 - A floating bus may result in significant short circuit currents in receivers
 - Always have one source driving the bus
 - Use special bus retention generators.



Trieste November 98

J.Christiansen/CERN

14

Mixed signal

- Extreme care must be taken in mixed analog - digital integrated circuits to limit coupling to the sensitive analog part.
 - Separate power supplies for analog and digital
 - Guard ring connected to ground around analog blocks
 - Separate test of analog and digital (scan path)
 - Use differential analog circuits to reject common mode noise
 - Be careful with digital outputs which may inject noise into analog part (use if possible differential outputs)

Simulation

- Simulation is the most important tool to insure correct behavior of IC.
 - Circuit must be simulated in all possible operating modes
 - Digital simulator output should not only be checked by looking at waveforms
 - Circuit must be simulated under all process and operating conditions
 - Best case: -20 deg., good process, Vdd + 10% x ~0.5
 - Typical: 20 deg., typical process, Vdd x 1.0
 - Worst case: 100 deg., bad process, Vdd - 10% x ~2.0
 - Worst N - best P: NMOS bad process, PMOS good process (analog)
 - Best N - worst P: NMOS good process, PMOS bad process (analog)

Testing

- One can “never” put too much test facilities in chips.
- Put scan path where ever possible.
- Have special test outputs which can be used for monitoring of critical circuits.
- Put internal test pads on special tricky analog circuits.
- If in doubt about critical parameters of design make it programmable if possible.
- Do not forget about production testing.
- Do not make a redesign before problems with current version well understood.
- Most designs needs some kind of redesign.

Test and Design for testability

Jørgen Christiansen CERN / EP, 1211 Geneve 23, Switzerland
(TEL: +41 22 767 5824 , Email: Jorgen.Christiansen@cern.ch)

Overview

Basic testing theory:

- Why testing: cost of testing and yield.
- Reliability of VLSI circuits.
- What to test : Combinatorial, Sequential, Memory.
- Basic testing terms, fault models.
- Fault coverage.
- Generation of test patterns.
- Memory testing.
- Steady state power supply current testing.
- VLSI testers.
- E-beam testing.
- Test of analog IC's.

Testing:

- Design verification
- Production

Scan path testing:

- Improving controllability and observability using scan paths.
- JTAG (Joint test action group), IEEE standard 1149.1.
- JTAG protocol.
- Boundary test.
- Typical JTAG scan path cells.
- JTAG ASIC libraries.
- JTAG test equipment.
- Alternative use of JTAG.

Built in self test (BIST):







- Different schemes of BIST.
- Pseudo random generators.
- Signature analyzing.
- Built in logic block observer (BILBO).
- Running self test via JTAG.


Design for testability guidelines.

Testing seen by an ASIC designer.

Basic testing theory

Price of finding and repairing a failing design/chip


LEVEL	FAILURE MECHANISM	PRICE	
Specification	Functionality, Performance Testability, reliability Interoperability	1\$	
Design	———— ————	1000\$	 100 \$
Prototype	Verification, Qualification, Production margins	100.000\$	 GOLD
Wafer	 Yield, speed, noise, gain	1\$	
Chip	 Cutting, bonding	10\$	
(MCM) Module	 Soldering, ESD	100\$	 100 \$
(Sub) System	 Cables, connectors	1000\$	 100 \$
At customer	Reliability of components, vibrations, corrosion, radiation, high voltage	10.000\$	 GOLD

 100K\$ - ? \$
 (if not sufficient design verification performed)

Yield

Yield is calculated from defects per mm^2 ($= \exp(-A * D)$)


Typical defect density is of the order of 0.005 - 0.02 defects/ mm^2



Price of 100 mm^2 chip compared to 50 mm^2 chip: $100 \text{ mm}^2 / 50 \text{ mm}^2 \times 0.61 / 0.37 = 3.4$ ($D=0.01$)

$100 \text{ mm}^2 / 50 \text{ mm}^2 \times 0.36 / 0.14 = 5.3$ ($D= 0.02$)

Reliability of VLSI circuits



Failing parts within first 1000 hours: 1 - 5 %

Burn-in testing : Heating up chips to 125 deg. accelerates 1000 hours period to approx. 24 hours.


Static: power supply connected.

Dynamic: Power + stimulation patterns.

Functional test: Power + stimulation patterns + test.

Temperature cycling: Continuous temperature cycling of chips to provoke temperature gradient induced faults.
(Non matching thermal expansion coefficients).

What to test



100 Mhz tester:
N=32 ; test time = 40 seconds.
N=64 ; test time = 6.000 years

Knowledge about topology of circuit must be used to reduce number of test vectors so they can be generated by tester (tester memory: 10K - 10M).

Analog and digital stimuli must be generated from a tightly synchronised system.

Basic testing terms


- **CONTROLABILITY:** The ease of controlling the state of a node in the circuit.
- **OBSERVABILITY:** The ease of observing the state of a node in the circuit

Example: 4 bit counter with clear

Control of q3:

Set low: perform clear = 1 vector

Set high : perform clear + count to 1000B = 9 vectors






Testing a node in a circuit

- A: Apply sequence of test vectors to circuit which sets node to demanded state.
- B: Apply sequence of test vectors to circuit which enables state of node to be observed.
- C: The observing test vector sequence must not change state of node.


Fault models

- Fault types: Functional.
Timing.
- Abstraction level: Transistor. (layout)
Gate. (netlist)
Macro (functional blocks).




Transistor level



Full functional inverter



Transfer characteristic




PMOS stuck on




CMOS logic may become NMOS logic if PMOS transistor stuck on.

Full functional NAND



A	B	Y
0	0	1
0	1	1
1	1	0
1	0	1

One PMOS stuck open




A	B	Y
0	0	1
1	0	1
1	1	0
0	1	1

A	B	Y
0	0	1
0	1	1
1	1	0
1	0	0




Combinatorial logic may become sequential if stuck open faults



Dynamic storage elements may lose information if circuit runs at low frequency.


Gate level



- The gate level stuck at 0/1 is the dominantly used fault model for VLSI circuits, because of its simplicity.
- Fault coverage calculated by fault simulation are always calculated using the stuck at 0/1 model. Other more complicated fault models are to compute intensive for VLSI designs.

$$\text{Fault coverage} = \frac{\text{Number of faults detected by test pattern}}{\text{Total number of possible stuck at faults in circuit}}$$

Testability



A: Design made with testability in mind.

B: Design made without testability in mind but good fault coverage obtained by large effort in making test vectors.


C: Design very difficult to test even using large effort in test vector generation.

Generation of test patterns

- Test vectors made by test engineer based on functional description and schematics. Proprietary test vector languages used to drive tester. (over the wall)
- Testvectors made by design engineer on CAE system.
- Subset of test patterns may be taken from design verification simulations.
- Generated by Automatic Test Pattern Generators (ATPG).
- Pseudo random generated test patterns.
- Fault simulation calculates fault coverage.

Fault simulation


Fault coverage found by fault simulations




Requires long simulation times !.

Toggle test (counts how many times each node has changed) can be used to get a first impression of fault coverage.


Test development cost when complexity increases:



Testability is decreasing drastically with increased integration level



Memory testing



Exhaustive test of a 1 M memory would take longer than estimated age of our universe.

Algorithmic test patterns used.

Large memory chips have built in redundant memory array columns enabling repair of failing memory cells.

Checker board

0	1	0	1
1	0	1	0
0	1	0	1
1	0	1	0

Test vectors = $4N$

Address

0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1

Test vectors = $2N$

Walking patterns

1	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

→

0	1	0	0
0	0	0	0
0	0	0	0
0	0	0	0

Test vectors = $2N^2$

10 Mhz tester:

64 k = 13 min.


256k = 3.6 hours

1 M = 55 hours

VLSI testers

High speed high pin count VLSI testers are very expensive and complicated machines. (100 k\$ - 10 M\$).


Vector speed: 100 - 500MHz,
Vector depth: 32k - 100M
Time resolution: 100ps - 10ps
Pin count: 100 - 512



+ Measurements of DC characteristics


Testers must be faster than current IC technology !

Timing formatting of test vectors:



Quiescent current testing (I_{ddq})


- A CMOS device consumes very low current in steady state.
- If a transistor is stuck on, the steady state current will rise orders of magnitude when the right test pattern is applied



- Slow vector rate to get current to settle
- Many nodes tested in parallel
- Used as an additional test to improve fault coverage

E-beam testing

The reflection of an E-beam from a surface is influenced by voltage potential of the surface.




Single point probing with very good timing resolution (~100ps)
using statistical averaging

Complete scan of chip to get voltage contrast picture at a specific time in
pattern sequence.


Test of analog circuits

- Each analog circuit is always special.
- Difficult to access internal nodes (drive external load).
- Mixed analog/digital testers are often a digital tester with analog add ons (GPIB, VXI, VME).




Design verification testing

(10- 50% of total development costs)



Production testing


(production testpattern development 5 - 25 % of development costs)
(Production test 20 - 50% of final chip cost)



Scan path testing

Scan path testing



- Improving controllability/observability by enabling all storage nodes to be controlled/observed via serial scan path.



- Test principle:
- 1: Enable scan mode and scan in control data.
 - 2: Disable scan mode and clock chip one cycle.
 - 3: Enable scan mode and scan out observing data.

Generation of test vectors: With the high controllability/observability the test vectors can be generated automatically with a ATPG program.

Scan path cells:



- **Scan path advantages:**

Test vectors can be generated by ATPG programs.

Observability/Controllability problems do not have to be considered during the design phase.

Testers do not need to have complex test vector generation capabilities for all pins of the chip (only scan in and scan out necessary).

- **Scan path disadvantages:**

Hardware overhead: additional multiplexers must be included in the circuit.

example: 20.000 gates with 500 flip-flops

1 flip-flop = 10 gates > 500 ff = 5000 gates

1 scan flip-flop = 12 gates > 500 ff = 6000 gates.

overhead = 1000 gates = 5%


Speed degrading: additional multiplexers added in signal path.

example: 2 input inverting multiplexer in 1 μm CMOS dly= 0.44 ns (typ.).

special scan flip-flop in 1 μm CMOS dly = 0.3 ns (typ.).


The JTAG standard

- IEEE 1149 standard.
- Boundary scan to test interconnect between chips.
- Internal scan to test chip.
- Control and status of built in self test.
- Chip ID
- Many commercial chips with JTAG standard implemented:
Processors, FPGA, etc.



Boundary scan makes it possible to test interconnections between chips on a module.

Test of chips and board connections can be performed in-situ.



JTAG Protocol


Only 4 (5) pins used for JTAG interface

Test clock: Clock for loading control and test patterns + clock for shifting out response


Test mode select: Selects mode of testing

Test data in: Serial input of test patterns


Test data out: serial output of response to test pattern.



JTAG block diagram





JTAG Test Access Port (TAP) controller




TAP state transition only depends on Tms

If Tms kept at logic one TAP controller will get to Test-logic-reset state

Connection of IC's with JTAG



Using JTAG testing of mixed analog/digital IC's




Consider analog part as being external and insert boundary scan registers between analog and digital.


New IEEE 1149.4 standard for test of analog parts in the process of being defined.

JTAG scan cells


Observing scan cell




Controlling scan cell




Observing and controlling scan cell




JTAG cells required for Input/Output pin




JTAG testing of embedded on-chip memories



Each memory test vector must be shifted in/out serially



Testing becomes very, very, very SLOW




Use special built in self test

JTAG libraries from ASIC vendors

In FPGA's a standard JTAG controller is often available and IO cells are prepared for boundary scan

Libraries of JTAG components are normally available when designing with standard cells or gate arrays.



TAP Controller - JTAG (Firm Macro)


MACRO	EQUIV. GATES
FMC_TAPC	278

Rev. 2.04

MACRO	OUTPUTS/INPUTS
FMC_TAPC	CKDR, CKIR, ENABLE, IDLE, MSE, RB, SHDR, SHIR, SL, TCKB, TDO, UDDR, UDIR, A-D / MTST, TCK, TDI, TMS, TRSTB

MACRO	INPUT CAP.
FMC_TAPC	MTST: 0.39pF TCK: 0.43pF TDI: 0.14pF TMS: 0.20pF TRSTB: 1.46pF


NOTE:
Soft Macro version MC_TAPC is available, but not preferred due to layout dependent timing



JTAG test equipment

Most chip testers today have options of special JTAG test facilities.

PC based JTAG test equipment available at attractive prices.



Software:

- Test vector interface
- Netlist interface (EDIF)
- Scan path description interface (Boundary scan description language)
- JTAG test functions
- Fault diagnostics
(Automatic test pattern generation for inter chip connections)
- Etc.

Alternative use of JTAG


- Load programming data into programmable devices before use.
- Monitor function of device while running.
- Read out of internal registers in micro processors and digital signal processors to ease debugging of programs.

Built in test


Built in test

Different schemes of built in (self) test


Include test pattern generator and response check on chip



Make self checking during operation by duplicating all functions




Generate local check sums and check with transformation of previous check sum



Hardware overhead !!

Simple pattern generation and pattern checking




Based on polynomial division.

\oplus = exclusive or


Pattern generation: Pseudo random patterns based on generating polynomial and seed.

Pattern checking: Multiple input signature register (MISR) generating “check sum” of input data.




Scan path cells can be implemented so they can be used as pseudo random pattern generator or multiple input signature analysing register.


BILBO (Built In Logic Block Observer)




B1, B2 = 11, Normal register mode



B1, B2 = 00, Scan path mode



B1, B2 = 10, LFSR mode



B1, B2 = 01, Reset of BILBO

Design for testability guidelines.

- Use static logic.
- Make design completely synchronous.
use D flip-flops and not latches.
no clock gating.
- No internal clock generation.
- Prevent large counter like structures.
- If possible use scan path (JTAG).
- If possible use built in test of memories.

**DO NOT FORGET ABOUT TESTING
WHEN CHIP IS SPECIFIED AND DESIGNED**

Testing seen from an ASIC designer.

- Design verification simulations performed at full speed.
- Functional testing performed at low speed (1 Mhz).
- Few timing path delays performed to monitor process.
- Single quiescent current measurement.
- Test structures on wafers used to monitor process.
- Test vectors taken from design verification simulations.
- Test vectors must conform to tester restrictions.
(checked by special programs)
- Most ASIC manufactures offer scan path cells and ATPG programs.
- Most ASIC manufactures offer JTAG boundary scan I/O cells and TAP controller.

Alternatives to buy expensive tester

- **Build custom test setup for each chip.**
 - New hardware must be built each time.
 - Custom software, no link to CAE system.
 - No accurate control of parameters (timing, signal levels, loading ,etc.).
 - User unfriendly (looking at waveforms, debugging).
 - Characterization not possible.
 - Difficult “what if” testing/verification.
 - May be required for specialized tests (noise measurements).
- **Subcontract testing.**
 - Lots of documentation required (may be an advantage).
 - Test houses may not have equipment to test special mixed analog/digital IC's.
 - Difficult to specify specialized test (mixed analog/digital, noise, time res.)
 - Very difficult (impossible) for non designer to perform design verification (what's wrong)
 - Difficult “what if” testing/verification.
 - Good for large production series where test procedure well specified.
- **Rent test time at external location.**
 - Difficult to integrate specialized equipment into foreign tester.
 - Lacking support from test specialist understanding special IC's.
 - Geographical displacement of design team for extended period.
- **Test in final application**
 - Think of poor system designer having to test chips and system at the same time.
 - No accurate control of parameters, characterization not possible.
 - Does not prove that chip works as specified.
 - Only proves that this chip works in specific application (low rate, loading, process parameters).
 - May be required as final test for very specialized IC's.