

international atomic energy agency the **abdus salam** international centre for theoretical physics

301/1352-5

MICROPROCESSOR LABORATORY SEVENTH COURSE ON BASIC VLSI DESIGN TECHNIQUES

29 October - 23 November 2001

EFFECTIVE IMPLEMENTATION OF A 32-BIT RISC PROCESSOR

Pirouz BAZARGAN SABET University Paris 6 LIP6-ASIM 4, place Jussieu 75252 Paris Cedex 05 FRANCE

These are preliminary lecture notes intended only for distribution to participants.

Effective Implementation of a 32-bit **RISC** Processor Pirouz Bazargan Sabet University of Paris 6 - LIP6 - ASIM Pirouz.Bazargan-Sabet@lip6.fr 0 Pirouz Bazargan Sabet Effective Implementation of a 32-bit RISC Processor 1 Outline

□ Architecture of a RISC Processor

Implementation

Effective Implementation of a 32-bit RISC Processor



Effective Implementation of a 32-bit RISC Processor









Software visible registers

2 32-bit special registers : HI and LO
used by multiply and divide instructions

MultiplyHI32 most significant bitsLO32 least significant bitsDivideHIResultLORemainder



Effective Implementation of a 32-bit RISC Processor

Software visible registers

	Status Posistor	
SR	Status Register	
CAUSE	Cause Register (cause of exceptions)	
EPC	Exception Program Counter (return address in case of exception)	
BAR	Bad Address Register (invalid memory address)	



































Effective Implementation of a 32-bit RISC Processor

































,	RISC vs. CIS	C concept
Eco	nomical factor	
	A VAX complex instruction	The equivalent Mips code
	Add @3, @2, @1	Lw R1, @1 Lw R2, @2
		Add R3, R2, R1 Sw R3, @3
ĽP	Effective Implementation of a 32-bit RISC Pr	ocessor Pirouz Bazargan Sabet
· ·	57	
	RISC vs. C	CISC concept

Economical factor

A given program compiled for a RISC processor is 2 to 3 times bigger than the same code generated for a CISC

Strong argument in favor of CISC

in 50's - 60's !!

Effective Implementation of a 32-bit RISC Processor































so

































Problem of data dependency

Effective Implementation of a 32-bit RISC Processor





















Effective Implementation of a 32-bit RISC Processor

time

